# 7176EU ETHERNET STEP/DIR PLUS I/O DAUGHTERCARD

GENERAL		1
DESCRIPTION		1
HARDWARE CONFIGURATION		2
GENERAL VIN POWER SOURCE LOGIC SECTION POWER SETUP/OPERATE MODE ENCODER INPUT MODE CONNECTOR 5V POWER PULL-UP/PULL-DOWN OPTION RS-422/RS-485 TERMINATION IP ADDRESS SELECTION FPGA FLASH SELECT		2 2 2 3 3 4
CONNECTORS 7176EU CONNECTOR LOCATIONS AND DEFAULT JUMPER POS POWER CONNECTOR PINOUT JTAG CONNECTOR PINOUT FRAME GROUND EXPANSION CONNECTORS TB2 STEP AND DIR CONNECTOR TB3 STEP/DIR, ENCODER AND RS-422 CONNECTOR TB4 SPINDLE CONNECTOR FIELD INPUT/OUTPUT CONNECTORS TB6 PINOUT TB5 PINOUT FIELD POWER CONNECTOR	SITIONS	5 6 6 7 8 9 10 11 11
MOTION INTERFACE  RS-422 INTERFACE  RS-485 OPERATION  STEP/DIR INTERFACE  ENCODER INTERFACE  SPINDLE INTERFACE  SPINDLE ISOLATED OUTPUTS  STATUS LEDS		14 14 15 15

FIELD I/O	
FIELD I/O	17
FIELD AND VIN POWER SUPPLY	17
FIELD OUTPUT CHARACTERISTICS	
OUTPUT MODES	
SOURCING VS SINKING OUTPUTS	
SHORT CIRCUIT PROTECTION	
OVERTEMPERATURE PROTECTION	_
MAXIMUM PER CHIP CURRENT	
VOLTAGE CLAMPS	
FIELD INPUT CHARACTERISTICS	
WHY SINKING INPUTS	20
ANALOG INPUTS	20
FIELD VOLTAGE MONITORING	20
WATCHDOG AND FAULTS	21
FIELD I/O PARAMETERS	
NON-VOLATILE FIELD I/O PARAMETERS	
OPERATE MODE BAUD RATE	
WATCHDOG TIMEOUT	
RPD, WPD, AND UFLBP	
SOFTWARE PROCESS DATA MODES	24
HOST INTERFACE	25
FPGA	25
IP ADDRESS SELECTION	25
HOST COMMUNICATION	25
UDP	
LBP16	_
WINDOWS ARP ISSUES	
CONFIGURATION	
FALLBACK	
DUAL EEPROMS	
EEPROM LAYOUT	
BITFILE FORMAT	
MESAFLASH	
FREE MEMORY SPACE	31
FALLBACK INDICATION	31
FAILURE TO CONFIGURE	31
CLOCK SIGNALS	
	31
LOGIC POWER	31 32
LOGIC POWERPULL-UP/PULL-DOWN RESISTORS	31 32 32
LOGIC POWER	31 32 32

REFERENCE INFORMAT	ON	
SSLBP		33
GENERAL .		33
REGISTER N	MAP	33
PROCESS IN	NTERFACE REGISTERS	33
COMMAND I	REGISTER	34
COMMAND I	REGISTER WRITE IGNORE	34
DATA REGIS	STER	35
LOCAL REA	O OPERATIONS	35
LOCAL WRI	TE OPERATIONS	35
LOCAL PAR	AMETERS	36
NORMAL ST	ART	37
STOP ALL .		38
STOP INDIV	DUAL CHANNELS	38
DOIT		38
	EL INTERFACE DATA REGISTERS	
PER CHANN	EL CONTROL AND STATUS REGISTERS	39
	DDES	
	AND CS REGISTER CONTENTS AT START	
	R AFTER START	
	R AFTER DOIT	
	ATA DISCOVERY	
	ABLE OF CONTENTS	
PROCESS D	ATA DESCRIPTOR	43
	ATA DESCRIPTOR FIELDS	
	/PE	
<u> </u>	TH	
<del>-</del>		
<del>-</del>	CTION	
<del>_</del>	R MIN	
	R MAX	
	G	
<b>—</b>	NG	
	ROCESS DATA SCALING	
	CRIPTOR	
	S	
	LEMENT PACKING AND UNPACKING	
	CIFIC PROCESS DATA EXAMPLE	_
	DDE OPERATION	
	RT	
	P MODE OPERATION	
	TE READ EXAMPLE	
	TE WRITE EXAMPLE	
	SEQUENCE	
DIOCOVERT	O=QO=:10=	<u>ی</u>

LBP DATA READ/WRITEWCOMMAND       56         EXAMPLE LBP COMMANDS       56         LOCAL LBP COMMANDS       57         LOCAL LBP WRITE COMMANDS       55         RPC COMMANDS       55         RPC COMMANDS       56         EXAMPLE RPC COMMAND LIST       66         SPECIAL RPCS       62         CRC       66         FRAMING       62         LBP16       62         LBP16       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       66         INFO AREA MEMRANGES FORMAT       66         INFO AREA MEMRANGES FORMAT       66         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE1: ETHERNET EEPROM CHIP ACCESS       65         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       77         FLASH MEMORY REGISTERS       76         SPACE6: LBP STATUS/CONTROL REGISTERS       77         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT	REFERENCE INFORM	
LOCAL LBP COMMANDS       57         LOCAL LBP READ COMMANDS       55         LOCAL LBP WRITE COMMANDS       55         RPC COMMANDS       55         RPC COMMANDS       55         EXAMPLE RPC COMMAND LIST       61         SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTIMOTZ REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       72         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         ELBPCOM       75		
LOCAL LBP READ COMMANDS       57         LOCAL LBP WRITE COMMANDS       58         RPC COMMANDS       59         EXAMPLE RPC COMMAND LIST       61         SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         LBP16       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       65         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOTZ REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       72         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       78	EXAMPLE LBP COMMANDS	. 56
LOCAL LBP WRITE COMMANDS       55         RPC COMMANDS       55         EXAMPLE RPC COMMAND LIST       61         SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       68         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       73         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM <th>LOCAL LBP COMMANDS</th> <th>. 57</th>	LOCAL LBP COMMANDS	. 57
RPC COMMANDS       55         EXAMPLE RPC COMMAND LIST       61         SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         ETHERNET EEPROM LAYOUT       74         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       75	LOCAL LBP READ COMMANDS	. 57
EXAMPLE RPC COMMAND LIST       61         SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       68         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       75	LOCAL LBP WRITE COMMANDS	. 59
SPECIAL RPCS       62         CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       76         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       75	RPC COMMANDS	. 59
CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       65         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       68         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       75         ELBPCOM       75	EXAMPLE RPC COMMAND LIST	. 61
CRC       62         FRAMING       62         LBP16       62         GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       65         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       68         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       75         ELBPCOM       75	SPECIAL RPCS	. 62
FRAMING       62         LBP16       GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       62         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       68         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       79		
GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       79		
GENERAL       63         LBP16 COMMANDS       63         INFO AREA       64         INFO AREA MEMSIZES FORMAT       64         INFO AREA MEMRANGES FORMAT       65         INFO AREA ACCESS       66         7176EU SUPPORTED MEMORY SPACES       67         SPACE0: HOSTMOT2 REGISTERS       67         SPACE1: ETHERNET CHIP ACCESS       68         SPACE2: ETHERNET EEPROM CHIP ACCESS       69         ETHERNET EEPROM LAYOUT       71         SPACE3: FPGA FLASH EEPROM CHIP ACCESS       72         FLASH MEMORY REGISTERS       72         SPACE4: LBP TIMER/UTIL REGISTERS       75         SPACE6: LBP STATUS/CONTROL REGISTERS       76         MEMORY SPACE 6 LAYOUT       76         ERROR REGISTER FORMAT       77         SPACE7: LBP READ ONLY INFORMATION       78         MEMORY SPACE 7 LAYOUT       78         ELBPCOM       79	LBP16	
LBP16 COMMANDS INFO AREA INFO AREA INFO AREA MEMSIZES FORMAT INFO AREA MEMRANGES FORMAT INFO AREA MEMRANGES FORMAT INFO AREA ACCESS FITO AREA ACCESS FITO AREA ACCESS FOR SPACEO: HOSTMOT2 REGISTERS SPACE1: ETHERNET CHIP ACCESS SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS FLASH MEMORY REGISTERS SPACE4: LBP TIMER/UTIL REGISTERS SPACE6: LBP STATUS/CONTROL REGISTERS MEMORY SPACE 6 LAYOUT FRANCE FORMAT SPACE7: LBP READ ONLY INFORMATION MEMORY SPACE 7 LAYOUT FELBPCOM  75		63
INFO AREA INFO AREA MEMSIZES FORMAT INFO AREA MEMRANGES FORMAT INFO AREA ACCESS INFO AREA ACCESS 7I76EU SUPPORTED MEMORY SPACES SPACE0: HOSTMOT2 REGISTERS SPACE1: ETHERNET CHIP ACCESS SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS FLASH MEMORY REGISTERS SPACE4: LBP TIMER/UTIL REGISTERS SPACE6: LBP STATUS/CONTROL REGISTERS MEMORY SPACE 6 LAYOUT ERROR REGISTER FORMAT SPACE7: LBP READ ONLY INFORMATION MEMORY SPACE 7 LAYOUT  SPACE 1 TAYOUT  SPACE 1 TAYOUT  SPACE 3 TAYOUT  SPACE 5 TAYOUT  SPACE 6 TAYOUT  SPACE 7 TAYOUT  SPACE 6 TAYOUT  SPACE 7 TAYOUT  SPACE 1 TAYOUT  SPA		
INFO AREA MEMSIZES FORMAT INFO AREA MEMRANGES FORMAT INFO AREA ACCESS INFO AREA ACCESS 7176EU SUPPORTED MEMORY SPACES SPACE0: HOSTMOT2 REGISTERS SPACE1: ETHERNET CHIP ACCESS SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS FLASH MEMORY REGISTERS SPACE4: LBP TIMER/UTIL REGISTERS SPACE6: LBP STATUS/CONTROL REGISTERS MEMORY SPACE 6 LAYOUT ERROR REGISTER FORMAT SPACE7: LBP READ ONLY INFORMATION MEMORY SPACE 7 LAYOUT SPACE 8 SPACE 8 LAYOUT SPACE		
INFO AREA MEMRANGES FORMAT INFO AREA ACCESS INFO AREA ACCESS 7176EU SUPPORTED MEMORY SPACES SPACE0: HOSTMOT2 REGISTERS SPACE1: ETHERNET CHIP ACCESS SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS FLASH MEMORY REGISTERS 74 SPACE4: LBP TIMER/UTIL REGISTERS 75 SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT 77 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
INFO AREA ACCESS 7176EU SUPPORTED MEMORY SPACES 5PACE0: HOSTMOT2 REGISTERS 5PACE1: ETHERNET CHIP ACCESS 5PACE2: ETHERNET EEPROM CHIP ACCESS 69 ETHERNET EEPROM LAYOUT 70 SPACE3: FPGA FLASH EEPROM CHIP ACCESS 74 FLASH MEMORY REGISTERS 75 SPACE4: LBP TIMER/UTIL REGISTERS 76 SPACE6: LBP STATUS/CONTROL REGISTERS 77 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
7176EU SUPPORTED MEMORY SPACES SPACE0: HOSTMOT2 REGISTERS SPACE1: ETHERNET CHIP ACCESS SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS FLASH MEMORY REGISTERS SPACE4: LBP TIMER/UTIL REGISTERS SPACE6: LBP STATUS/CONTROL REGISTERS MEMORY SPACE 6 LAYOUT ERROR REGISTER FORMAT SPACE7: LBP READ ONLY INFORMATION MEMORY SPACE 7 LAYOUT SPACE 7 LAYOUT TERROR SPACE 7 LAYOUT TERR		
SPACE0: HOSTMOT2 REGISTERS  SPACE1: ETHERNET CHIP ACCESS  SPACE2: ETHERNET EEPROM CHIP ACCESS  ETHERNET EEPROM LAYOUT  SPACE3: FPGA FLASH EEPROM CHIP ACCESS  FLASH MEMORY REGISTERS  SPACE4: LBP TIMER/UTIL REGISTERS  SPACE6: LBP STATUS/CONTROL REGISTERS  MEMORY SPACE 6 LAYOUT  ERROR REGISTER FORMAT  SPACE7: LBP READ ONLY INFORMATION  MEMORY SPACE 7 LAYOUT  75  ELBPCOM  75	7I76ELLSLIPPORTED MEMORY SPACES	67
SPACE1: ETHERNET CHIP ACCESS 68 SPACE2: ETHERNET EEPROM CHIP ACCESS 69 ETHERNET EEPROM LAYOUT 77 SPACE3: FPGA FLASH EEPROM CHIP ACCESS 74 FLASH MEMORY REGISTERS 75 SPACE4: LBP TIMER/UTIL REGISTERS 75 SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT 76 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
SPACE2: ETHERNET EEPROM CHIP ACCESS ETHERNET EEPROM LAYOUT SPACE3: FPGA FLASH EEPROM CHIP ACCESS 74 FLASH MEMORY REGISTERS SPACE4: LBP TIMER/UTIL REGISTERS SPACE6: LBP STATUS/CONTROL REGISTERS MEMORY SPACE 6 LAYOUT ERROR REGISTER FORMAT SPACE7: LBP READ ONLY INFORMATION MEMORY SPACE 7 LAYOUT ELBPCOM 75		
ETHERNET EEPROM LAYOUT  SPACE3: FPGA FLASH EEPROM CHIP ACCESS  FLASH MEMORY REGISTERS  SPACE4: LBP TIMER/UTIL REGISTERS  SPACE6: LBP STATUS/CONTROL REGISTERS  MEMORY SPACE 6 LAYOUT  ERROR REGISTER FORMAT  SPACE7: LBP READ ONLY INFORMATION  MEMORY SPACE 7 LAYOUT  ELBPCOM  79		
SPACE3: FPGA FLASH EEPROM CHIP ACCESS 74 FLASH MEMORY REGISTERS 75 SPACE4: LBP TIMER/UTIL REGISTERS 75 SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT 76 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
FLASH MEMORY REGISTERS 74 SPACE4: LBP TIMER/UTIL REGISTERS 75 SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT 76 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
SPACE4: LBP TIMER/UTIL REGISTERS 75 SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT 76 ERROR REGISTER FORMAT 77 SPACE7: LBP READ ONLY INFORMATION 78 MEMORY SPACE 7 LAYOUT 78 ELBPCOM 79		
SPACE6: LBP STATUS/CONTROL REGISTERS 76 MEMORY SPACE 6 LAYOUT	SPACE4: I BP TIMER/LITH REGISTERS	. 1-
MEMORY SPACE 6 LAYOUT		
ERROR REGISTER FORMAT		
SPACE7: LBP READ ONLY INFORMATION		
MEMORY SPACE 7 LAYOUT		
ELBPCOM 79		
SPECIFICATIONS 80		
SPECIFICATIONS 80		•

## **GENERAL**

#### **DESCRIPTION**

The 7I76EU is a FPGA card with Ethernet interface designed for interfacing up to 5 Axis of step&dir step motor or servo motor drives. The 7I76EU also provides a spindle encoder interface, isolated analog spindle speed control and 48 isolated I/O points for general purpose field I/O use.

All step and direction outputs are buffered 5V signals that can drive 24 mA. All outputs support differential mode to reduce susceptibility to noise. An isolated analog spindle voltage with direction and enable outputs is provided for spindle control as is a single spindle encoder channel with TTL or differential inputs.

48 points of isolated field I/O are provided for general control use including limit switch and control panel inputs, coolant enable and tool changer control outputs. Isolated I/O includes 32 sinking inputs and 16 sourcing, sinking, or push-pull outputs. Output mode is selectable in a per output basis. Inputs can sense 5V to 28V signals and the outputs can switch 5V through 28V signals. Maximum output load is 500 mA. Outputs are short circuit protected. Field I/O is powered by an isolated 5-28V field power source.

In addition to the being able to read digital on/off status of each input, four input pin voltages are readable with 8 bit resolution, and two MPG encoder inputs are provided as an option on four field inputs. Field I/O is powered by an isolated 5-28V field power source.

One RS-422/RS-485 interface is provided for I/O expansion via a serial I/O daughtercard or for Modbus VFD control. In addition to the on card I/O, two FPGA expansion connectors compatible with Mesa's 25 pin daughtercards allow almost unlimited I/O options including additional quadrature or absolute encoder inputs, step/dir or PWM/dir outputs, and field I/O expansion to hundreds of I/O of points. All field wiring is terminated in pluggable 3.5 mm screw terminal blocks.

The 7I76EU is a replacement for both the 7I76E and 7I76ED and has these additional features:

- 1. Field outputs can be set to sourcing, sinking, or push pull modes on a per output basis.
- 2. Field outputs do not require flyback diodes regardless of load current.
- 3. The digital spindle interface outputs can be set to operate in ENABLE/DIR or FWD/REV modes.

## HARDWARE CONFIGURATION

#### **GENERAL**

Hardware setup jumper positions assume that the 7I76EU card is oriented in an upright position, that is, with the host interface RJ-45 connector pointing towards the left.

#### **VIN POWER SOURCE**

The isolated field I/O logic on the 7I76EU runs from a on card switching power supply that can be powered by field power or a separate supply (VIN) with ground common with field power. Normally the 7I76EU will be powered with field power and an on card jumper, W1 allows VIN to be connected to field power. When W1 is in the left hand position VIN connects to field power.

#### LOGIC SECTION POWER

The 7I76EU can get its 5V Ethernet, encoder, step/dir and serial interface power from connector P5 or the on card logic power regulator can be used with unregulated DC power supplied to TB3. When the on card regulator is used, the maximum power available from the encoder, serial, and 26 pin expansion connectors is 2A total. If isolation of field power and logic power is not required, a common 8 to 28VDC power supply can be used for all 7I76EU power.

#### **SETUP/OPERATE MODE**

The 7I76EU isolated I/O section can run in setup mode or operate mode. In setup mode, the serial interface baud rate is fixed at 115.2K baud. In the operate mode, the baud rate is set to 2.5M baud (default). Setup mode enables a normal PC to communicate with the 7I76EU for setup purposes. W5 controls the setup/operate mode selection. W5 **must** be in the "operate" mode for normal operation.

W5	MODE	BAUD RATE
UP	Operate mode	2.5M baud (default, can be changed)
DOWN	Setup Mode	115.2K baud (fixed)

#### **ENCODER INPUT MODE**

The 7I76EUs high speed encoder input can be programmed for differential or single ended mode operation. W11, W12 and W16 set the encoder input mode. When W11,W12, and W16 are in the right hand position, the encoder input is mode is differential. When W11,W12, and W16 are in the left hand position, the encoder input mode is single ended or "TTL". Note that W16 controls the input mode for the 'A' signal, W12 controls the input mode for the 'B' signal and W11 controls the input mode for the index signal.

## HARDWARE CONFIGURATION

#### **CONNECTOR 5V POWER**

The 7I76EU has the option to supply 5V power to the breakout boards connected to its expansion connectors.

The 5V power option is individually selectable for each of the two expansion connectors. The breakout 5V power is protected by per connector PTC devices so will not cause damage to the 7I76EU or system if accidentally shorted. This option should only be enabled for Mesa breakout boards or boards specifically wired to accept 5V power on DB25 pins 22 through 25. When the option is disabled DB25 pins 22 through 25 are grounded. Jumper W3 controls the power option on P1, W15 controls the power option on P3.

JUMPER	POS	FUNCTION
W3,W15	UP	BREAKOUT POWER ENABLED
W3,W15	DOWN	BREAKOUT POWER DISABLED (DEFAULT)

#### PULL-UP/PULL-DOWN OPTION

All expansion connector I/O bits have 4.7K resistors that can be set as pull-up or pull-down resistors on a per connector basis. This is important as it defines the I/O bit state before the card is configured. W2 selects the mode for P1 and W10 selects the mode for P3.

When W2 or W10 are in the UP position, the resistors function as pull-up resistors with a pull-up voltage of 5V. This means the initial I/O bit state will be high (5V with no load). This (pull-up mode) is suggested for operation with Mesa daughtercards.

When W2 or W10 are in the down position, the resistors function as pull-down resistors. This means the initial I/O bit state will be low (0V with no load). This may be needed for some parallel port type breakout cards to avoid enabling outputs before the controller starts.

#### **RS-422/RS-485 TERMINATION**

When the 7I76EU's serial interface is used for low baud rate communication, like Modbus, noise immunity is improved by disabling the standard 100 Ohm termination on The RX lines. For high speed communications like sserial port I/O expansion. The termination should be left enabled. W6 controls the serial ports termination option, When W4 is in the left hand position, termination is enabled. When W6 is in the right hand position, termination is disabled.

## HARDWARE CONFIGURATION

#### IP ADDRESS SELECTION

The 7I76EU has three options for selecting its IP address. These options are selected by Jumpers W13 and W14.

W13	W14	IP ADDRESS	
DOWN	DOWN	FIXED 192.168.1.121	(DEFAULT)
DOWN	UP	FIXED FROM EEPROM	
UP	DOWN	ВООТР	
UP	UP	192.168.1.121 + USE FALLBAC	K CONFIGURATION

Note: The as shipped default EEPROM IP address is 10.10.10.10. This can be changed via the mesaflash utility.


#### **FPGA FLASH SELECT**

To make recovery from FPGA configuration errors easier, there are two FPGA configuration flash memories on the 7I76EU card. Jumper W7 selects between the two flash memories. That is, if one flash memory is inadvertently corrupted, the other one can be used to boot the 7I76EU, allowing the corrupted flash memory to be re-written. It is suggested that W7 be left in the UP position (primary flash memory) for normal operation, and only changed to the DOWN position (secondary flash memory) if configuration fails. Once rebooted via a power cycle, jumper W7 should be promptly restored to the UP position to allow the primary flash memory to be re-written.

W7	MEMORY
UP	PRIMARY (NORMAL OPERATION)
DOWN	SECONDARY (BACKUP)

#### 7176EU CONNECTOR LOCATIONS AND DEFAULT JUMPER POSITIONS

NOTE: BLACK SQUARES INDICATE PIN 1



#### **POWER CONNECTOR PINOUT**

P4 is the 7I76EUs 5V power connector. 5V power for the 7I76EUs logic section can be supplied here if the unregulated power input option is not used. **Do not supply any voltage other than 5V to P4!** P4 is a 3.5MM plug-in screw terminal block. P5 pinout is as follows:

PIN	FUNCTION	
1	+5V	TOP, SQUARE PAD
2	GND	BOTTOM, ROUND PAD

#### **P2 JTAG CONNECTOR PINOUT**

P2 is a JTAG programming connector. This is normally used only for debugging or if both user and fallback EEPROM configurations have been corrupted. In case of corrupted EEPROM contents the EEPROM can be re-programmed using Efinix's stand alone programming tool.

#### **P2 JTAG CONNECTOR PINOUT**

PIN	FUNCTION	PIN	FUNCTION
1	TMS	2	TDI
3	TDO	4	GND
5	TCK	6	GND
7	/RESET	8	GND
9	/SS	10	+3.3V

#### FRAME GROUND

A .250 blade connector near the top left mounting hole (near the Ethernet jack) is the frame ground connection. This should be grounded to earth/frame ground for best ESD/EMI resistance.

## **EXPANSION CONNECTORS**

The 7I76EU has two 26 pin headers to allow I/O expansion beyond the built in I/O on the 7I76EU card. These headers have a pin-out that matches standard parallel port breakout cards and Mesa's 25 pin FPGA daughtercards, when terminated with a DB25 connector.

HDR PIN	P1 FUNC	P3 FUNC	HDR PIN	P1 FUNC	P3 FUNC
1	IO17	IO34	2	IO18	IO35
3	IO19	IO36	4	IO20	IO37
5	IO21	IO38	6	IO22	IO39
7	IO23	IO40	8	IO24	IO41
9	IO25	IO42	10	GND	GND
11	IO26	IO43	12	GND	GND
13	IO27	IO44	14	GND	GND
15	IO28	IO45	16	GND	GND
17	IO29	IO46	18	GND / 5V	GND / 5V
19	IO30	1047	20	GND / 5V	GND / 5V
21	IO31	IO48	22	GND / 5V	GND or 5V
23	IO32	IO49	24	GND / 5V	GND or 5V
25	IO33	IO50	26	GND / 5V	GND or 5V

## **TB2 STEP AND DIR CONNECTOR**

TB2 is the 7I76EUs main step and direction output connector. Both polarities of step and direction signals are provided. Each channel on the interface uses 6 pins. TB2 is a 3.5 MM pluggable terminal block with supplied removable screw terminal plugs.

#### **TB2 CONNECTOR PINOUT**

TB2 PIN	SIGNAL	TB2 PIN	SIGNAL
1	GND	13	GND
2	STEP0-	14	STEP2-
3	STEP0+	15	STEP2+
4	DIR0-	16	DIR2-
5	DIR0+	17	DIR2+
6	+5VP	18	+5VP
7	GND	19	GND
8	STEP1-	20	STEP3-
9	STEP1+	21	STEP3+
10	DIR1-	22	DIR3-
11	DIR1+	23	DIR3+
12	+5VP	24	+5VP

Note: 5VP pins are PTC short circuit protected 5V output pins for field wiring.

## TB3 STEP/DIR, ENCODER RS-422 CONNECTOR

TB3 has a mix of signals including step/dir channel 4, an encoder interface, a RS-422 interface, and the unregulated logic supply power input. TB3 is a 24 terminal 3.5 MM pluggable terminal block with supplied removable screw terminal plugs.

#### **TB3 CONNECTOR PINOUT**

TB3 PIN	SIGNAL	TB3 PIN	SIGNAL
1	GND	13	IDX+
2	STEP4-	14	IDX-
3	STEP4+	15	GND
4	DIR4-	16	RS-422 RX+
5	DIR4+	17	RS-422 RX-
6	+5VP	18	RS-422 TX+
7	ENCA+	19	RS-422 TX-
8	ENCA-	20	+5VP
9	GND	21	UNREG LOGIC PWR+ IN
10	ENCB+	22	UNREG LOGIC PWR+ IN
11	ENCB-	23	GND
12	+5VP	24	GND

Note: 5VP pins are PTC short circuit protected 5V output pins for field wiring.

## **TB4 SPINDLE CONNECTOR**

TB4 is the spindle drive interface with isolated analog output and control signals for a spindle interface.TB4 is a 8 terminal 3.5 MM pluggable terminal block with supplied removable screw terminal plugs.

#### **TB4 PINOUT**

TB4 PIN	SIGNAL
1	SPINDLE-
2	SPINDLE OUT
3	SPINDLE+
4	NC
5	SPINDLE ENA- / FWD-
6	SPINDLE ENA+ / FWD+
7	SPINDLE DIR- / REV-
8	SPINDLE DIR+ / REV+

## FIELD INPUT/OUTPUT CONNECTORS

Terminal blocks TB6 and TB5 are the 7I76EUs field input and output terminals. Inputs 0 through 15 and outputs 0 through 7 are terminated at TB6. Inputs 16 through 31 and outputs 8 through 15 are terminated at TB5. TB6 and TB5 are 3.5 MM pluggable terminal block with supplied removable screw terminal plugs. Pin one is at the bottom edge of the 7I76EU card.

#### **TB6 CONNECTOR PINOUT**

TB6 PIN	I/O	TB6 PIN	I/O
1	INPUT0 / ANA0	13	INPUT12
2	INPUT1 / ANA1	14	INPUT13
3	INPUT2 / ANA2	15	INPUT14
4	INPUT3 / ANA3	16	INPUT15
5	INPUT4	17	OUTPUT0
6	INPUT5	18	OUTPUT1
7	INPUT6	19	OUTPUT2
8	INPUT7	20	OUTPUT3
9	INPUT8	21	OUTPUT4
10	INPUT9	22	OUTPUT5
11	INPUT10	23	OUTPUT6
12	INPUT11	24	OUTPUT7

## FIELD INPUT/OUTPUT CONNECTORS

#### **TB5 CONNECTOR PINOUT**

TB5 PIN	OUTPUT	TB5 PIN	OUTPUT
1	INPUT16 / MPG0A	13	INPUT28
2	INPUT17 / MPG0B	14	INPUT29
3	INPUT18 / MPG1A	15	INPUT30
4	INPUT19 / MPG1B	16	INPUT31
5	INPUT20	17	OUTPUT8
6	INPUT21	18	OUTPUT9
7	INPUT22	19	OUTPUT10
8	INPUT23	20	OUTPUT11
9	INPUT24	21	OUTPUT12
10	INPUT25	22	OUTPUT13
11	INPUT26	23	OUTPUT14
12	INPUT27	24	OUTPUT15

#### FIELD POWER CONNECTOR

TB1 is the 7I76EUs field power connector. It supplies power to the isolated field I/O section of the 7I76EU. TB1 pinout is as follows:

TB1 PIN	SIGNAL	FUNCTION
1	VFIELD	FIELD POWER 5-28V (Bottom pin)
2	VFIELD	FIELD POWER 5-28V
3	VFIELD	FIELD POWER 5-28V
4	VFIELD	FIELD POWER 5-28V
5	VIN	ISOLATED I/O POWER 5-28V
6	GROUND	VIN, VFIELD, COMMON
7	GROUND	VIN, VFIELD, COMMON
8	GROUND	VIN, VFIELD, COMMON (Top pin)

Note: When W1 is in the default left hand position, VIN is connected to VFIELD, so only VFIELD need be supplied to the 7I76EU to power its field IO.

CAUTION: VFIELD Must be connected directly to the DC power source with no switches, circuit breakers or relay contacts in the circuit. A fuse is acceptable but in no case should VFIELD be switched ON through a mechanical contact.

## **MOTION INTERFACE**

#### **RS-422 INTERFACE**

The 7I76EU has one RS-422 interface available on TB3. This interface is intended for I/O expansion with Mesa SSERIAL devices. The easiest way to make a cable for interfacing the 7I76EU to these devices is to take a standard CAT5 or CAT6 cable, cut it in half, and wire the individual wires to the 7I76EU screw terminals. The following chart gives the CAT5 to 7I76EU screw terminal connections (EIA/TIA 568B colors shown):

TB3 PIN	SIGNAL	DIRECTION	CAT5 PIN	CAT5 568B COLOR
15	GND	FROM 7I76EU	4,5	BLUE, BLUE / WHITE
16	RX+	TO 7176EU	6	GREEN
17	RX-	TO 7176EU	3	GREEN / WHITE
18	TX+	FROM 7I76EU	2	ORANGE
19	TX-	FROM 7I76EU	1	ORANGE / WHITE
20	+5V	FROM 7I76EU	7,8	BROWN/WHITE,BROWN

Note: The 6 pin terminal block requires the +5V (brown and brown/white) and ground (blue and blue/white) pairs to be terminated in single screw terminal positions.

#### **RS-485 OPERATION**

For 2 wire RS-485 applications, TX+ must be connected to RX+ and TX- must be connected to RX-. **RS-485 pair wiring is TX-/RX- to A and TX+/RX+ to B.** For low speed (Modbus etc) RS-485 applications it's better to disable the RS-422/RS-485 termination by moving W6 to the right hand position.

#### STEP/DIR INTERFACE

The 7I76EU provides five channels of step/dir interface with buffered 5V differential signal pairs. Each differential pair consists of two complementary 5V outputs. The differential signals allows reliable signal transmission in noisy environments and can directly interface with RS-422 line receivers. Step motor drives with single ended inputs connect to just one of the STEP and DIR signal outputs, that is either the STEP+/DIR+ or STEP-/DIR- signals, with the unused signals left unconnected at the 7I76EU. The input common signal on drives with single ended inputs connects to the 7I76EUs GND or 5VP pins depending on the drive type.

### **MOTION INTERFACE**

#### **ENCODER INTERFACE**

The 7I76EU provide a one channel encoder interface with index. This is intended as a spindle encoder but can be used for other purposes. The encoder input can be programmed for differential or single ended encoders. The encoder interface also provides short circuit protected 5V power to the encoder. When used with single ended encoders, the ENCA+, ENCB+ and IDX+ signals are wired to the encoder and the ENCA-,ENCB-, and IDX- terminal left unconnected.

#### SPINDLE INTERFACE

The 7I76EU provides one analog output for spindle control. The analog output is a isolated potentiometer replacement type device. This means the controlled device must supply the analog reference voltage (usually +10V). It functions like a potentiometer with SPINDLE+ being the top (maximum speed) end of the potentiometer, SPINDLEOUT being the wiper and SPINDLE- being the bottom (0 speed) end. The voltage on SPINDLEOUT can be set to any voltage between SPINDLE- and SPINDLE+. Polarity and voltage range must always be observed for proper operation. The voltage supplied between SPINDLE+ and SPINDLE- must be between 5 VDC an 20 VDC with SPINDLE+ always being more positive than SPINDLE-.

Because the analog output is isolated, bipolar output is possible, for example with SPINDLE+ connected to 5V and SPINDLE- connected to -5V, a +-5V analog output range is created. In this case the spindle output must be offset so that 50% of full scale is output when a 0V output is required. Note that if bipolar output is used, the output will be forced to SPINDLE- at startup or when SPINENA is false.

#### SPINDLE ISOLATED OUTPUTS

The 7I76EU provides two isolated outputs for use for spindle direction control, and spindle enable. These outputs are OPTO coupler Darlington transistors. They are isolated from one another so can be used for pull up or pull-down individually. They will switch a maximum of 50 mA at 0 to 100 VDC. The two outputs can function as either ENA,DIR or FWD,REV depending on the spinmode parameter. If spinmode is zero, 7I76E compatible ENA/DIR mode is used. If spinmode is non-zero, FWD/REV mode is used.

## **MOTION INTERFACE**

#### **STATUS LEDS**

The 7I76EU has ten LEDS for card status monitoring. The color, function and locations are as follows:

LED	COLOR	FUNCTION	ок	LOCATION
CR4	YELLOW	FIELD POWER	ON	TOP RIGHT
CR6	GREEN	USER LED3	ANY	CENTER LEFT
CR7	GREEN	USER LED2	ANY	CENTER LEFT
CR8	GREEN	USER LED1	ANY	CENTER LEFT
CR9	GREEN	USER LED0	ANY	CENTER LEFT
CR10	GREEN	FIELD I/O ACTIVE	BLINK	CENTER RIGHT
CR11	RED	FIELD I/O FAULT	OFF	CENTER RIGHT
CR12	RED	FPGA /INIT	OFF	BOTTOM LEFT
CR13	RED	FPGA /DONE	OFF	BOTTOM LEFT
CR14	YELLOW	LOGIC POWER	ON	BOTTOM LEFT

In normal operation CR12 and CR13 will be off. If either is on after power-up there is a problem with configuring the FPGA. In normal operation CR4 and CR14 (power LEDS) will also be on. CR11 (field I/O fault) will also normally be on at power up before periodic host communications are running.

#### FIELD I/O

The 7I76EU has a 32 input, 16 output isolated field I/O system to support a wide range of input and output devices. The isolated I/O is intended for low voltage DC control systems (commonly 24VDC). Inputs are sinking type, that is, inputs sense positive input voltages relative to field ground. Outputs can be programmed for sourcing, sinking, or push-pull modes.

#### VIN AND FIELD POWER SUPPLY

The 7I76EU field I/O runs from field power supplies of 5 to 32 VDC. Field power supplies the power to the 7I76EU outputs and determines the 7I76EU input thresholds. VIN power runs the field I/O processor and normally is connected to field power. Power consumption is approximately 600 mW or 25 mA at 24V. VIN power must be present for the 7I76EU field I/O to be detected and operate. Field voltages that are too high or too low will cause faults.

Field power must have a ramp up rate of less than 10V/Millisecond. This means that you cannot switch the field power connection with a switch or relay.

#### FIELD OUTPUT CHARACTERISTICS

#### **OUTPUT MODES**

The 7I76EU field outputs are flexible and can support sourcing, sinking, and push pull modes. These modes are selectable on a per output basis with the source and sink parameters. These parameters are a 16 bit numbers where each bit determines the mode of the corresponding output. Sourcing mode is enabled for a given output by having the corresponding bit set to '1' in the source parameter and set to '0' in the sink parameter. Sinking mode is similarly enabled by setting the corresponding sink bit to '1' and source bit to '0'. Push-pull mode is selected by setting both bits for a given output to '1'

In sourcing mode with standard 24V field power, +24V connects to the 7I76Us field power input (on TB1) and the outputs on TB5 and TB6 that are in sourcing mode now source +24V power to loads when on. Loads on outputs in sourcing mode will have the common side returned to ground or the negative lead of the 24V supply. In sinking mode, the load common would connect to +24V and be activated when the 7I76EU outputs in sinking mode ground the output.

#### FIELD OUTPUT CHARACTERISTICS

#### **SOURCING VS SINKING OUTPUTS**

The advantage of sourcing type field wiring is that it is less likely to cause inadvertent device actuation from the most likely type of field wiring problem which is a short to ground. The advantage of sinking drivers is compatibility with existing hardware on retrofits and the capability of using mixed output voltages.

#### **SHORT CIRCUIT PROTECTION**

The 7I76EUs outputs have short circuit protection and will turn off if short circuit current exceeds approximately 1.4 A. The 7I76EU firmware will detect this condition, disable the affected output and indicate a fault.

#### **OVERTEMPERATURE PROTECTION**

The output driver chips detect over temperature conditions. If the 7I76EU detects a driver chip with a over temperature warning flag asserted, it will disable the affected chip and indicate a fault.

#### **MAXIMUM PER CHIP CURRENT**

Because of thermal limitations there is a maximum per driver chip total current of 2.0 amps continuous. Each driver chip connects to 8 sequential outputs. If this limit is exceeded, the driver chip may go into thermal shutdown.

#### **VOLTAGE CLAMPS**

The output driver chips used on the 7I76EU have built in diode clamps to clamp inductive turn-off (fly-back) spikes to GND or VFIELD. This means that flyback diodes are not required on inductive loads.

#### FIELD INPUT CHARACTERISTICS

The 7I76EU field inputs have a nominal input resistance of 10K Ohms to field power ground. 7I76EU inputs sense positive input voltages above a preset threshold. For best general purpose use, default input threshold is 50% of the field power supply voltage with 10% hysteresis. That is with a 24V field voltage an input must be brought to 60% of 24V = 14.4V to be sensed as high and then brought to 40% of 24V = 9.6V to be sensed as low. These accurate thresholds and hysteresis allow high speed field signal detection while maintaining excellent noise immunity.

#### WHY SINKING INPUTS

7I76EU field inputs are of the sinking type. That is, external power must be applied to the input to register as activated. This mode was chosen so that accidental grounding of an input will not register as an activated input.

It is suggested that inputs like limit switches use normally closed switches with one switch leg connected to field power and the other to the 7I76EU input pin, so the normal machine state (not at limits) is to have the inputs activated. This way, a open switch wire or wire shorted to ground will cause a detectable machine fault.

#### **ANALOG INPUTS**

Four field input pins are capable of reading the input voltage. These are not highly accurate or high resolution but can be useful for things like potentiometer inputs. Input resolution is 8 bits and input full scale value is 36.3V. Accuracy is +-5%. Software process data modes 1 and 2 allow reading the analog voltage on inputs 0 through 3, in addition to the 32 digital bit inputs.

#### FIELD VOLTAGE MONITORING

The 7I76EU monitors the field voltage and can send this information to the host in some modes. If separate VIN is supplied to the 7I76EU, the 7I76EU can report loss of field voltage to the host.

#### FIELD I/O WATCHDOG AND FAULTS

The 7I76EU has a watchdog timer that will set all set a fault flag if host communication does not occur at a minimum rate. Default watchdog time is 50 mS which means if not accessed at a greater than 20 Hz rate, the watchdog will bite and disable the outputs.

When a fault flag is set, outputs can not longer be set and the host must first clear the fault before normal operation can continue. This is also the 7I76EUs startup condition, meaning the host must first clear the fault before starting normal operation. This is normally handled by SSLBP.

#### FIELD I/O PARAMETERS

The 7I76EU has several user settable parameters, but normally only a very few need be changed in normal operation.

PARAMETER	TYPE	FUNCTION
NVBAUDRATE	UINT	Sets operate mode baudrate
NVUNITNUMBER	ULONG	Non-volatile unit number
UNITNUMBER	ULONG	Working unit number
NVWATCHDOGTIME	UINT	Non-volatile watchdog time in mS
WATCHDOGTIME	UINT	Working watchdog time in ms
OUTPUT	UINT	16 bits of output data
INPUT	ULONG	32 bits of input data
FAULT	UINT	7I76EU fault register
STATUS	UINT	7I76EU status register
SINK	UINT	16 bit field output sink mask
SOURCE	UINT	16 bit field output source mask
SPINMODE	UINT	Sets Spindle mode
		0= ENA/DIR 1= FWD/REV

#### **NON-VOLATILE FIELD I/O PARAMETERS**

All non volatile parameters start with the letters NV. Non-volatile parameters are stored permanently in the processors EEPROM and are copied to the volatile working parameters at power-up. Because of this, non-volatile parameters only take affect after a 7I76EU power cycle.

#### **OPERATE MODE BAUD RATE**

The operate mode baud rate default is 2.5 MBaud. This should not be changed unless needed for non-standard applications. Baud rates are selected by writing an index value to the NVBAUDRATE parameter. The index numbers for available baud rates are as follows:

INDEX	BAUD	INDEX	BAUD	INDEX	BAUD
0	9600B	1	19200B	2	38400B
3	57600B	4	115200B	5	230400B
6	460800B	7	921600B	8	1.25MB
9	2.5MB*	10	5MB	11	10MB

#### WATCHDOG TIMEOUT

The default watchdog period is 50 mS but can be set to different periods to suit the application. Watchdog timeout units are mS. A watchdog timeout value of 0 will disable the watchdog. The watch dog is a safety feature and should normally not be disabled nor set to long timeout periods unless the consequences of loss of control of outputs is not important. The non-volatile watchdog timeout is set via the NVWATCHDOGTIMEOUT parameter. The working watchdog timeout is set with the WATCHDOGTIME parameter.

.

#### RPD, WPD, AND UFLBP

The RPD, WPD, and UFLBP are command line utilities allow reading and writing volatile and non-volatile 7I76EU parameters, and updating the firmware on the 7I76EU To use these utilities on most operating systems, the 7I76EU must be in the setup mode or the operate mode baud rate must be 115200 KBaud or less

RPD, WPD, and UFLBP need environment variables preset before they will work. For Windows and 115200 baud, the following environment variables should be set:

SET BAUDRATE=115200

SET BAUDRATEMUL=1

SET PROTOCOL=LBP

SET INTERFACE=OSDEVICE

Example setting NVWATCHDOGTIMEOUT to 100 ms:

WPD NVWATCHDOGTIME 100

Note this is permanent change in the 7I76EUs watchdog timeout and like all non-volatile parameters, will only be applied after the 7I76EU has been power cycled

Example reading 7I76EU faults in Hexadecimal:

RPD FAULT H

Example of temporarily disabling watchdog and the setting every other output on:

WPD WATCHDOGTIME 0

WPD OUTPUT AAAAAAAAAAA H

Example of updating 7I76EU firmware with UFLBP

**UFLBP 7I76EU.BIN** 

Note the 7I76EU MUST be in setup mode for UFLBP to work properly.

#### **SOFTWARE PROCESS DATA MODES**

The 7I76EU has three software selectable process data modes. These different modes select different sets of 7I76EU data to be transferred between the host and the 7I76EU during real time process data exchanges. For high speed applications, choosing the correct mode can reduce the data transfer sizes, resulting in higher maximum update rates.

MODE 0 I/O only mode (32 bits of input data, 16 bit of output data)

MODE 1 I/O plus analog input mode (32 bits of input data, 16 bits of output data, 4 analog input channels)

MODE 2 I/O plus analog input and field voltage and MPG mode (32 bits of input data, 16 bits of output data, 4 analog input channels, field voltage analog in, and 2 MPG encoders on inputs 16..19). Default encoder count mode is 1X to match normal 100 PPR MPGs. Encoder input threshold is fixed at 2.5V for compatibility with 5V encoder outputs.

#### **FPGA**

The 7I76EUS use a Efinix Trion FPGA in a BGA256 package: T20F256C4.

#### IP ADDRESS SELECTION

Initial communication with the 7I76EU requires knowing its IP address. The 7I76EU has 3 IP address options: Default, EEPROM, and Bootp, selected by jumpers W2 and W3. Default IP address is always 192.168.1.121. The EEPROM IP address is set by writing Ethernet EEPROM locations 0x20 and 0X22. BootP allows the 7I76EU address to be set by a DHCP/ BootP server. If BootP is chosen, the 7I76EU will retry BootP requests at a ~1 Hz rate if the BootP server does not respond.

#### **HOST COMMUNICATION**

The 7I76EU standard firmware is designed for low overhead real time communication with a host controller so implements a very simple set of IPV4 operations. These operations include ARP reply, ICMP echo reply, and UDP packet receive/send for host data communications. UDP is used so that the 7I76EU can be used on a standard network with standard tools for non-real time applications. No fragmentation is allowed so maximum packet size is 1500 bytes.

#### **UDP**

All 7I76EU Ethernet communication is done via UDP packets. The 7I76EU socket number for UDP data communication is 27181. Read data is routed to the requesters port number. Under UDP, a simple register access protocol is used. This protocol is called LBP16.

#### LBP16

LBP16 allows read and write access to up to eight separate address spaces with different sizes and characteristics. Current firmware uses seven of these spaces. For efficiency, LBP16 allows access to blocks of registers at sequential increasing addresses. (Block transfers)

## **WINDOWS ARP ISSUES**

Windows TCP stack has a characteristic that causes it to drop outgoing UDP packets when refreshing its ARP cache. Because of this you must either verify packet transmission via echoing data from the 7I76EU for every transaction (reading RXUDPCount is suggested) and retrying failed transactions, or alternatively, setting up a static entry for the 7I76EU in the ARP table. This is done with windows ARP command.

## **CONFIGURATION**

The 7I76EU is configured at power up by a SPI FLASH memory. This flash memory is an 16M bit chip that has space for two configuration files. Since all Ethernet logic on the 7I76EU is in the FPGA, a problem with configuration means that Ethernet access will not be possible. For this reason there are two backup methods to recover from FPGA boot failures.

#### **FALLBACK**

The first backup system is called Fallback. The 7I76EU flash memory normally contains two configuration file images, A user image and a fallback image. If the primary user configuration is corrupted, the FPGA will load the fallback configuration so the flash memory image can be repaired remotely without having to resort to switching memories or JTAG programming.

#### **DUAL EEPROMS**

The second backup method relies on the fact that there are two flash memories on the 7I76EU card, selectable via jumper W7. If a configuration fails in such a way that it loads correctly (has a valid CRC) but does not work, the fallback configuration will not be invoked. To recover from this problem, the secondary flash can be selected by moving W9 to the DOWN position and using it to boot the FPGA (by cycling the power), restoring remote access and allowing the primary configuration to be repaired via Ethernet. The backup EEPROM is not write protected so if the primary EEPROM has been corrupted, you should always restore W7 to the UP position to avoid writing a bad configuration to both EEPROMS, necessitating a slow and awkward JTAG bootstrap.

## **EEPROM LAYOUT**

The EEPROM used on the 7I76EU for configuration storage is the M25P16. The M25P16 is a 16 M bit (2 M byte) EEPROM with 32 64K byte sectors. Configuration files are stored on sector boundaries to allow individual configuration file erasing and updating. Standard EEPROM sector layout is as follows:

FALLBACK CONFIGURATION BLOCK 0
FALLBACK CONFIGURATION BLOCK 1
FALLBACK CONFIGURATION BLOCK 2
FALLBACK CONFIGURATION BLOCK 3
FALLBACK CONFIGURATION BLOCK 4
FALLBACK CONFIGURATION BLOCK 5
FALLBACK CONFIGURATION BLOCK 6
FALLBACK CONFIGURATION BLOCK 7
FALLBACK CONFIGURATION BLOCK 8
FALLBACK CONFIGURATION BLOCK 9
FALLBACK CONFIGURATION BLOCK 10
UNUSED/FREE

## **EEPROM LAYOUT**

0x100000 USER CONFIGURATION BLOCK 0 0x110000 USER CONFIGURATION BLOCK 1 0x120000 USER CONFIGURATION BLOCK 2 0x130000 USER CONFIGURATION BLOCK 3	
0x120000 USER CONFIGURATION BLOCK 2 0x130000 USER CONFIGURATION BLOCK 3	
0x130000 USER CONFIGURATION BLOCK 3	
0x140000 USER CONFIGURATION BLOCK 4	
0x150000 USER CONFIGURATION BLOCK 5	
0x160000 USER CONFIGURATION BLOCK 6	
0x170000 USER CONFIGURATION BLOCK 7	
0x180000 USER CONFIGURATION BLOCK 8	
0x190000 USER CONFIGURATION BLOCK 9	
0x1A0000 USER CONFIGURATION BLOCK 10	
0x1B0000 UNUSED/FREE	
0x1C0000 UNUSED/FREE	
0x1D0000 UNUSED/FREE	
0x1E0000 UNUSED/FREE	
0x1F0000 UNUSED/FREE	

#### **CONFIGURATION FILE FORMAT**

The 7I76EU use configuration files for an Efinix T20F256 FPGA and must not be programed with configuration files designed for the 7I76EU.

WARNING: Never write a configuration file that is not designed for a 7I76EU into the 7I76EU EEPROM as this can possibly "brick" the 7I76EU card and require the card to be returned to Mesa for repair. In addition, never write a user configuration to the fallback location and never write a fallback configuration to the user area.

#### **MESAFLASH**

Linux utility program mesaflash is provided to write configuration files to the 7l96S EEPROM. These files depend on a simple SPI interface built into both the standard user FPGA configuration files and the fallback configuration file. *Mesaflash version 3.4.3 or greater is required to write configuration files to the 7l96S. DO NOT write 7l96 configuration files to the 7l96S!* 

If mesaflash is run with a --help command line argument it will print usage information.

The following examples assume the target 7I96S is using the ROM IP address of 192.168.1.121.

#### WRITING FIRMWARE

```
mesaflash --device 7I96s --addr 192.168.1.121 --write FPGAFILE.BIN
```

Writes a standard configuration file FPGAFILE.BIN to the user area of the EEPROM.

```
mesaflash --device 7I96s --addr 192.168.1.121 --write 7i96s 16m fallback.bin --fallback
```

Writes the fallback configuration file: 7i96s\_16m\_fallback.bin to the fallback area of the EEPROM. Note: This should only be done if the fallback configuration has been corrupted or needs to be updated.

#### LOADING THE FPGA FROM THE EEPROM

```
mesaflash --device 7I96s --addr 192.168.1.121 -reload
```

Reloads the FPGA from the user area of the EEPROM. This should be done after writing new user firmware so the FPGA is configured with the new firmware. This can also be accomplished by power cycling the 7l96S card.

#### **MESAFLASH**

#### **VERIFY EEPROM IMAGE WITH FILE:**

mesaflash --device 7196s --addr 192.168.1.121 --verify FPGAFILE.BIN

Verifies a standard configuration file FPGAFILE.BIN with the user area of the EEPROM

#### **SHOWING PINOUTS**

The --readhmid command can be use to show the currently loaded firmware's modules and pinout

mesaflash --device 7I96s --addr 192.168.1.121 --readhmid

Prints the modules and pinout of the currently loaded 7196S firmware.

Daughtercard specific pinouts can be specified by adding -dbname3 cardname to mesaflash's readhmid command:

mesaflash --device 7196s --addr 192.168.1.121 --readhmid -dbname3 7185S

#### **SETTING EEPROM IP ADDRESS**

mesaflash can also write the EEPROM IP address of the 7I96S:

mesaflash --device 7I96s --addr 192.168.1.121 --set ip=10.10.10.100

#### FREE FLASH MEMORY SPACE

Five 64K byte blocks of flash memory space are free when both user and fallback configurations are installed on the 7I76EU-25. Seventeen 64K byte blocks are free one the 7I76EU-16. It is suggested that only the last three blocks, 0x1D0000 through a 0x1F0000 in the user area, be used for FPGA application flash storage.

#### **FALLBACK INDICATION**

Mesa's supplied fallback configurations blink the red INIT LED on the top right hand side of the card if the primary configuration fails and the fallback configuration loaded successfully. If this happens it means the user configuration is corrupted or not a proper configuration for the 7I76EUs FPGA. This can be fixed by running the configuration utility and re-writing the user configuration.

#### **FAILURE TO CONFIGURE**

The 7I76EU should configure its FPGA within a fraction of a second of power application. If the FPGA card fails to configure, the red /DONE LED CR13 will remain illuminated. If this happens, the first thing to try is setting the IP address select option jumpers to the UP,UP positions. This will force a boot from the fallback memory location, and should allow reprogramming of the user configuration. Note that the card IP address is fixed at 192.168.1.121 when the IP select jumpers are in the UP,UP setting. If this fails, the alternate EEPROM can be used by moving Jumper W7 down. If all backup measures fail, the 7I76EU's EEPROM must be re-programmed via the JTAG connector or (faster) JTAG FPGA load followed by Ethernet EEPROM update.

#### **CLOCK SIGNALS**

The 7I76EU has a single 50 MHz clock signal from an on card crystal oscillator. The clock a can be multiplied and divided by the FPGAs clock generator block to generate a wide range of internal clock signals. The 50 MHz clock is also used to generate the 25MHz clock for the Ethernet interface chip.

## **HOST INTERFACE**

## **LOGIC POWER**

5V logic power for the host interface FPGA, expansion connectors, RS-422 and encoder connections and step/dir connections can be provided at connector P3, or alternatively an unregulated (but filtered) DC power source of +8 to +28 VDC can be provided at TB3 pins 21 and 22 (input common on TB3 pins 23 and 24). This connection uses the 7I76EUs built in 5V switching regulator to supply logic power.

### PULL-UP/PULL-DOWN RESISTORS

All expansion I/O pins are provided with pull-up/pull-down resistors to allow connection to open drain, open collector, or OPTO devices. These resistors have a value of 4.7K so have a maximum pull-up/pull-down current of ~1.07 mA with 5V signals.

### **EXPANSION CONNECTOR IO LEVELS**

The Efinix FPGAs used on the 7I96S have programmable I/O levels for interfacing with different logic families. The 7I96S does not support use of the I/O standards that require input reference voltages. All standard Mesa configurations use LVTTL levels.

Note that even though the 7I96S expansion I/O can tolerate 5V signal inputs, its outputs will not swing to 5V. The outputs are push pull CMOS that will drive to the output supply rail of 3.3V. This is sufficient for TTL compatibility but may cause problems with some types of loads. For example when driving an LED that has its anode connected to 5V, in such devices as OPTO isolators and I/O module rack SSRs, the 3.3V high level may not completely turn the LED off. To avoid this problem, either drive loads that are ground referred, Use 3.3V as the VCC for VCC referred loads, or use open drain mode and enable pullup resistors.

## **EXPANSION CONNECTOR STARTUP I/O VOLTAGE**

After power-up or system reset and before the the FPGA is configured, the pull-u/pull-down resistors will pull all I/O signals on a given expansion connecor to a high or low level, depending on whether the pull-up or pull-dpwn option is enabled for that connector. If the FPGA is used for motion control or controlling devices that could present a hazard when enabled, external circuitry should be designed so that this initial state results in a safe condition.

Note that the following interface details presented here are not normally needed for users, as all register level interface details are handed by the driver code. This information is presented here for use by interface and driver developers.

### **SSLBP**

#### **GENERAL**

SSLBP is a firmware option to HostMot2s SSERIAL serial interface that allows simple communication to LBP based peripherals like the isolated field I/O section of the 7I76EU and expansion card connected to the 7I76EUs RS-422 I/O port . SSERIAL is a part of the HostMot2 motion interface firmware for MESA's Anything-I/O FPGA cards.

#### **REGISTER MAP**

SSLBP has two global processor interface registers and four per channel remote device interface registers. For more details on mapping of these registers in HostMot2 memory space, see the REGMAP file that is included with the HostMot2 source distribution.

#### PROCESSOR INTERFACE REGISTERS

There are two processor interface registers, the COMMAND register and the DATA register. These registers allow low level communication to SSLBP's interface processor for issuing global commands, discovery, and debug operations.

## **SSLBP**

#### **COMMAND REGISTER**

The commands register is a 16 bit register (right justified in the 32 bit interface) with the following format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	M	R	D	S	Т	Т	Т	Ν	N	N	N	N	Ν	N	N

W = BIT 15 Write bit, set high for control data write commands

M = BIT 14 ROM enable/ reset bit, set high to reset processor / download ROM

R = BIT 13 Request bit, set high for read or write command

D = BIT 12 Dolt bit, set high for Dolt commands

S = BIT 11 Start/Stop bit, actual operation depends on T:

ST = 1,0,0,0 Stop LBP interface = 0x08NN

ST = 1,0,0,1 Start LBP interface in normal mode = 0x09NN S = 1,1,1,1 Start LBP interface in setup mode = 0x0FNN

N bits determine which channels start or do data transfer with remote device. A set bit indicates that the corresponding channel will start or do a data transfer.

A command is started when written to the command register. Command completion is signaled by the command register being cleared (to 0x0000) by the internal SSLBP firmware. If the command register is read before the command is complete, it will reflect the previously written command. The command register should not be written when non-zero or unpredictable behavior may result. There are two exceptions to this rule:

- 1. A STOP ALL command can always be written to reset the SSLBP interface.
- 2. Command writes with the ignore bit set can always be written (see below)

### **COMMAND REGISTER WRITE IGNORE**

The command register has a feature that any command written with the MSB (bit 31) set will be ignored. This is for compatibility with DMA driven interfaces or any interfaces that use a fixed address list for low level hardware access so cannot skip writes.

## **SSLBP**

### **DATA REGISTER**

SSLBP has a global 8 bit data register for debug and custom setup purposes. This register allows access to internal SSLBP parameters. The data register is right justified in the 32 bit Hostmot2 register.

#### **LOCAL READ OPERATIONS**

The sequence used for reading a local SSLBP variable is as follows:

- 1. The parameter address ORed with the Request bit (bit 13) is written to the command register.
- 2. The host polls the command register until it reads as zero.
- 3. The host reads the parameter byte from the data register

#### LOCAL WRITE OPERATIONS

The sequence used for writing a local SSLBP variable is as follows:

- 1. The host polls the command register until it reads as zero.
- 2. The host writes the data byte to the data register
- 3. The host writes the command register with the the parameter address Ored with both the Request bit (bit 13) and the Write bit (bit 15)

## **SSLBP**

## LOCAL PARAMETERS

There are a number of local SSLBP read only parameters that are useful for interface software and drivers to access using the local read operations:

LOCAL PARAMETER	ADDRESS	DESCRIPTION
INTERFACE_TYPE	0x0000	0x12 for SSLBP
INTERFACE_WIDTH	0x0001	Data port width (8)
MAJORREV	0x0002	Major SSLBP firmware revision
MINORREV	0x0003	Minor SSLBP firmware revision
GP_INPUTS	0x0004	Number of GP input bits (0 for SSLBP)
GP_OUTPUTS	0x0005	Number of GP output bits (0 for SSLBP)
PROCESSOR_TYPE	0x0006	0xD8 for Dumb8
CHANNELS	0x0007	1 to 8 depending on configuration

### **SSLBP**

#### NORMAL START

When the FPGA is first configured or after a STOP command, all local communication, error and status parameters are initialized and all LBP communication channels are idle. A normal START command begins to establish communications with all remote LBP devices. A normal start command is issued by writing a Start bit with type bits of 0,0,1 with a bit mask of the desired channels to start in the low byte, This is 0x9NN hex where NN is the bitmask of channels to start. This command is written to the command register to start the selected channels.

Once a start command has been issued, all channels that are selected in the bit mask will be probed to determine if a LBP device exists. If a device exists on a channel, the SSLBP firmware will acquire the device name, and device unit number, and pointers to process data information from the remote device..

A normal start command also does a standard set of remote device setup operations when it detects a remote device. This setup includes clearing any faults, setting remote operational mode, and setting the outputs off. If no errors have occurred and all faults are clearable, the SSLBP firmware enters a "chatter" loop where it repeatedly sends output data of all 0's. This keeps the remote devices watchdog fed while waiting for the first DOIT command.

When the command completes (the command register is clear), the data register can be read to determine if all selected channels have started. A 1 bit in any position in the data register indicates that the corresponding channel has failed to start. If a channel has failed to start, more information about the failure can be determined by reading the CS register of the failed channel.

Once a DOIT command has been executed, the firmware no longer "chatters" and it becomes the responsibility of the host interface to continue sending DOIT commands at a rate sufficient to feed the remote devices watchdog (faster than 20 Hz with the default 50 mS watchdog timeout period). If this is not done, the remote device's watchdog will bite, disabling its outputs and setting the fault flag. This will require a channel stop followed by a channel start to resume normal operations.

### **SSLBP**

#### STOP ALL

A STOPALL command is issued to stop all channel communication. STOPALL resets all channel variables and should always be issued by a driver when initializing the SSLBP interface. A STOPALL followed by a START command can be used after a fault condition to re-establish communication with the remote LBP devices. Device discovery is only done once when START command is issued to a STOPed SSLBP. This means that if cabling, devices, or device hardware modes are are changed, a STOPALL command followed by a START command must be issued by the host to detect the changes. A STOPALL command is 0x0800.

### STOP INDIVIDUAL CHANNELS

In addition to stopping all channels, a individual stop command can be issued. A individual stop command include a bitmask of the channels to stop in the least significant 8 bits of the command (the N bits), that is a stop channel 1 command would be 0x802. The intended use of individual stop is per channel error recovery. It should not be used for normal interface startup as it does not reset channel variables, that is a 0x8FF command (stop all individual channels) is not equivalent to a 0x800 (STOPALL) command.

#### **DOIT**

In normal operation SSLBP is designed to send host data from the interface registers to the remote device and request data from the remote device for presentation in the interface registers to the host. This SSLBP function is designed for high speed real time operation. Synchronization with the host is accomplished with the DOIT command.

When the host writes a DOIT command,, all outgoing process data from the host is sent to the remote devices and incoming process data is requested. Completion of the DOIT command is signaled by SSLBP clearing the COMMAND register. A DOIT command is completed when al requested channel transfers have completed or timed out. After the completion of a successful DOIT command, the incoming process data from the remote can be read.

A DOIT command contains the DOIT bit and an 8 bit mask in the 8 LSBs that selects the channels that will be requested to transfer data. A DOIT should not be requested on an inactive channel, that is a channel that did not start. After DOIT command completion the data register will contain a bit mask of channel status data. If any bit is set in the data register, it indicates a problem with the transfer (all zeros indicates no faults or errors).

The data register contents returned after a DOIT command can be used to minimize host access cycles by avoiding the need to read the per channel status registers. If detailed fault information is desired, the CS register can be read on any channel that shows a failed transfer.

### **SSLBP**

#### PER CHANNEL INTERFACE DATA REGISTERS

SSLBP supports three 32 bit interface data registers per channel. These are called interface register 0, interface register 1, and interface register 2. These are read/write registers with independent incoming and outgoing data. These registers are used for both setup/discovery data when starting a data link and process data once the link is running. When a start command is issued and has successfully completed, per channel setup data will be available in the interface registers.

## PER CHANNEL CONTROL AND STATUS REGISTERS

SSLBP has a 32 bit control and status register for each channel. Like the interface data registers, these registers are used both for data link startup information and for status when the link is in operation.

#### **REMOTE MODES**

Some remote devices have software selectable modes that determine the specific data transferred for each DOIT command. These modes are selected by writing the mode number to the most significant byte of the remote channels CSR before a START or SETUP START command is issued. A default value of 0x00000000 should be written to all CSRs if MODE is not used.

#### REMOTE MODE IS WRITTEN TO CSR MS BYTE BEFORE START

CS REG MODE	0	0	0.
-------------	---	---	----

### INTERFACE AND CS REGISTER DATA AT START

After a successful start command (either setup start or normal start), Interface register 0 reports the remote device's unit number. This is the number printed on the card label. Interface register 1 reports the remote device's 4 letter name (LSB first). Interface register 2 reports the remote devices global table of contents pointer (GTOCP) and process table of contents pointer (PTOCP) for the currently selected remote device mode. The GTOCP and PTOCP will be 0x0000 for devices that do not support process data discovery. Note that the setup data will be overwritten with process data once the first DOIT command is issued.

### READ DATA FROM PER CHANNEL INTERFACE REGISTERS AFTER START

CS REG	X	COM_STATE	STATUS	LOCAL FLT.
INTERFACE 0	UNIT# BYTE 3	UNIT# BYTE 2	UNIT# BYTE 1	UNIT# BYTE 0
INTERFACE 1	NAME BYTE 3	NAME BYTE 2	NAME BYTE 1	NAME BYTE 0
INTERFACE 2	GTOCP BYTE1	GTOCP BYTE 0	PTOCP BYTE1	PTOCP BYTE 0

## **SSLBP**

#### **CS REGISTER AFTER START**

The CS register is used for local SSLBP, and remote LBP device status and control information. Read access returns status information in both normal and setup mode. In normal mode, writes to the CS register are not used. After a normal start or setup start the CS register has the following format:

Byte3 = X undefined for SSLBP versions < 29, remote fault for versions >28 (See CS REGISTER AFTER DOIT section)

Byte2 = COM\_STATE Communication state code (debug only)

Byte1 = Communication status code (0x00 for OK)

Bit 7 = CommunicationNotReady

Bit 6 = NoRemoteID

Bit 5 = CommunicationError

Bit 0 = RemoteFault

Byte0 = Local Communication faults (sticky, cleared only by STOP)

Bit 7 = TooManyerrors

Bit 6 = RemoteFault

Bit 5 = SerialBreakError

Bit 4 = ExtraCharacterError

Bit 3 = TimeoutError

Bit 2 = OverrunError

Bit 1 = InvalidCookieError

Bit 0 = CRCError

## **SSLBP**

#### **CS REGISTER AFTER DOIT**

After a successful DOIT command, or normal start with SSLBP versions >28 bytes 0 through 2 of CS register are the same as after a start command but in addition, the previously invalid byte 3 of the CS register contains remote fault information:

Byte3 = REMOTE\_FAULTS

Bit 7 = LBPCOMFault

Bit 6 = IllegalMode Fault

Bit 5 = LowVoltageFault

Bit 4 = HighVoltageFault

Bit 3 = OverCurrentFault

Bit 2 = OverTempFault

Bit 1 = NoEnableFault

Bit 0 = WatchdogFault

### **SSLBP**

#### PROCESS DATA DISCOVERY

The SSLBP interface provides information to allow the host to determine the name, number, units, sizes, types, directions, and scaling of process data elements. This information is read from the remote device via a setup mode start followed by a series of remote read operations.

Note to the bewildered: process data discovery and its complications are not needed to access the 7I76EU via SSLBP. In fact the 7I76EU's data can be accessed via SSLBP with no more than a few register reads and writes The sole purpose of process data discovery is to allow the driver to present nicely named and formatted data to the host without the driver having any built in knowledge of the remote device.

### PROCESS TABLE OF CONTENTS

After a normal start or setup start command, the PTOCP word in the low word of interface register 2 is a pointer to the current process table of contents (PTOC) in the remote device.

If remote devices that do not support process device discovery are present, their PTOCP will be 0, and process data organization must be inferred from the remote device name.

Remote reads from this location will return the first entry in the PTOC. All PTOC entries are pointers with a size of 2 bytes. The end of the PTOC is marked with a 0 sentinel. Each PTOC entry points to a process data descriptor. Here is an example of a 5 entry PTOC (PDD is Process Data Descriptor)

ENTRY	ADDRESS	CONTENTS	
0	PTOCP	POINTER TO PDD 0	
1	PTOCP+2	POINTER TO PDD 1	
2	PTOCP+4	POINTER TO PDD 2	
3	PTOCP+6	POINTER TO PDD 3	
4	PTOCP+8	POINTER TO PDD 4	
5	PTOCP+10	0x0000 (END OF TABLE)	

### **SSLBP**

#### PROCESS DATA DESCRIPTOR

Each PTOC entry points to a process data descriptor or a mode descriptor. Each process data descriptor is a record with fields for data size, data type, data direction, minimum and maximum values, the address of the process data and the unit name and process data name. Each process data element has a corresponding process data descriptor record. In addition there are mode descriptor records that indicate the current hardware and software modes of the remote device. The process data descriptor record structure is as follows:

FIELD NAME	FIELD LENGTH	DESCRIPTION
RECORD_TYPE	8 BITS	RECORD TYPE = 0xA0
DATA_SIZE	8 BITS	DATA SIZE IN BITS
DATA_TYPE	8 BITS	DATA ELEMENT TYPE
DATA_DIRECTION	8 BITS	DATA DIRECTION
PARAM_MIN	32 BITS	IEEE-754 FP PARM MIN
PARAM_MAX	32 BITS	IEEE-754 FP PARM MAX
PARAM_ADD	16 BITS	ADDRESS OF PARM
UNIT_STRING	VARIABLE	NULL TERM. STRING
NAME_STRING	VARIABLE	NULL TERM. STRING

#### PROCESS DATA DESCRIPTOR FIELDS

#### **RECORD TYPE**

The RECORD\_TYPE field is a single byte at the beginning of the process data descriptor for record typing and sanity checking. It is 0xA0 for process data records.

## DATA\_LENGTH

The DATA\_LENGTH field is a single byte field that specifies the length of the process data element in bits. Minimum is 1 bit, maximum is 255 bits, however current SSLBP implementations are limited by the number of interface registers to a maximum of 96 bits.

## **SSLBP**

### DATA\_TYPE

The DATA\_TYPE field is a single byte field that specifies the data type of the process data element. Data types are as follows:

NUMBER	DATA_TYPE	NOTE
0x00	PAD	To pad for byte alignment
0x01	BITS	Packed bits, LSB is BIT 0
0x02	UNSIGNED	Numeric unsigned
0x03	SIGNED	Numeric twos complement LSB first
0x04	NONVOL_UNSIGNED	Numeric unsigned
0x05	NONVOL_SIGNED	Numeric twos complement LSB first
0x06	STREAM	Continuous data stream
0x07	BOOLEAN	Any length non-zero = true

### DATA\_DIRECTION

The DATA\_DIRECTION field is a single byte field that specifies the data direction. Valid Data direction bytes are as follows:

0x00	INPUT	(Read from remote)
0x40	BI_DIRECTIONAL	(Read from and written to remote)
0X80	OUTPUT	(Written to remote)

### PARAMETER MIN

The PARAMETER\_MIN field is a 32 bit IEEE-754 floating point number that specifies the minimum value of the process data element. This is to allow the driver to present data in engineering units. Not valid for non-numeric data types

## PARAMETER MAX

The PARAMETER\_MAX field is a 32 bit IEEE-754 floating point number that specifies the maximum value of the process data element. This is to allow the driver to present data in engineering units. Not valid for non-numeric data types.

## **SSLBP**

### **UNIT STRING**

The UNIT\_STRING is a variable length null terminated string that specifies the units of the process data element

#### NAME STRING

The NAME\_STRING is a variable length null terminated string that begins immediately after the UNIT\_STRING. It specifies the name of the process data element.

#### NUMERIC PROCESS DATA SCALING

Currently all numeric process data is simple unsigned or signed (twos complement) binary data. The process data element PARAM\_MIN and PARAM\_MAX values in conjunction with the DATA\_SIZE can be used to scale this numeric data.

For unsigned data, PARAM\_MIN corresponds to a value of 0 and PARAM\_MAX corresponds to a value of (2 ^ DATA\_SIZE) -1. Meaning scaled unsigned data is RAW\_DATA\*(PARAM\_MAX-PARAM\_MIN) / ((2 ^ DATA\_SIZE) -1) +PARAM\_MIN.

For signed data. PARAM\_MIN corresponds the value -(2 ^ DATA\_SIZE-1)-1 and PARAM\_MAX corresponds the value (2 ^ DATA\_SIZE-1)-1, meaning scaled signed data is RAW\_DATA (PARAM\_MAX-PARAM\_MIN) / ((2 ^ DATA\_SIZE-1) -1) +PARAM\_MIN.

#### MODE DESCRIPTOR

In addition to the process data descriptors, the PTOC will have pointers to two mode descriptors. These are the currently selected hardware and software modes of the remote device.

FIELD NAME	FIELD LENGTH	DESCRIPTION
RECORD_TYPE	8 BITS	RECORD TYPE = 0xB0
MODE INDEX	8 BITS	WHICH MODE
MODE TYPE	8 BITS	MODE TYPE
UNUSED	8 BITS	UNUSED
MODE_NAME_STRING	VARIABLE	NULL TERM. STRING

#### **MODE TYPES**

Currently there are only two mode types, HWMODE = 0x00 and SWMODE = 0x01 these correspond to hardware (EEPROM or Jumper setting )and software (dynamically changeable operational modes)

## **SSLBP**

### PROCESS DATA ELEMENT PACKING AND UNPACKING

Ultimately all process data is transferred to and from the host via the interface 0,1,2 registers.

The packing of outgoing process data elements into these interface registers and unpacking of incoming process data elements from these interface registers is done in the order of process data descriptors listed in the PTOC. Process data elements in PTOC order and process descriptor DATA\_SIZE are packed into or unpacked from the interface registers from LSB to MSB and from interface register 0 through interface register 2.

Read data and bidirectional data is unpacked from the interface registers read by the host. Write data and bidirectional data is packed into the interface registers written by the host.

Before a DOIT command is written to start a data transfer cycle with the remote device, the host must write its packed outgoing process data (OPD in table below) to the interface registers. (The CS register not currently used for outgoing data/control so is not written)

#### HOST WRITES OUTGOING INTERFACE REGISTERS BEFORE DOIT

CS REG	MODE	Х	Х	Х
INTERFACE 0	OPD BYTE 3	OPD BYTE 2	OPD BYTE 1	OPD BYTE 0
INTERFACE 1	OPD BYTE 7	OPD BYTE 6	OPD BYTE 5	OPD BYTE 4
INTERFACE 2	OPD BYTE 11	OPD BYTE 10	OPD BYTE 9	OPD BYTE 8

## **SSLBP**

## PROCESS DATA ELEMENT PACKING AND UNPACKING

After the DOIT command has completed, the incoming process data (IPD in table below) can be read along with the local and remote faults.

## HOST READS INCOMING INTERFACE REGISTERS AFTER DOIT

CS REG	REMOTE. FLT	COM_STATE	STATUS	LOCAL FLT.
INTERFACE 0	IPD BYTE 3	IPD BYTE 2	IPD BYTE 1	IPD BYTE 0
INTERFACE 1	IPD BYTE 7	IPD BYTE 6	IPD BYTE 5	IPD BYTE 4
INTERFACE 2	IPD BYTE 11	IPD BYTE 10	IPD BYTE 9	IPD BYTE 8

## 7176EU SPECIFIC PROCESS DATA EXAMPLE

Process data is remote device dependent and also dependent on remote device mode. The 7I76EU isolated I/O supports 3 software modes.

## **SSLBP**

## 7176EU SPECIFIC PROCESS DATA EXAMPLE

In the default input/output mode the process data appears in the interface registers in the order shown:

## 7176EU OUTGOING PROCESS DATA FOR MODE (1)

CS REG	Х	Х	Х	Х
INTERFACE 0	SPINOUT 158	SPINOUT 70	TB5 OUTS 158	TB6 OUTS 70
INTERFACE 1	X	X	SPINDIR	SPINENA
INTERFACE 2	Х	Х	Х	Х

## 7176EU INCOMING PROCESS DATA FOR MODE (1)

CS REG	REMOTE. FLT	COM_STATE	STATUS	LOCAL FLT.
INTERFACE 0	TB5 INS 3124	TB5 INS 2316	TB6 INS 158	TB6 INS 70
INTERFACE 1	ANALOG3	ANALOG2	ANALOG1	ANALOG0
INTERFACE 2	X	X	X	X

Note that this information is just for user convenience as the process data organization in the interface registers can be determined by process data discovery.

### **SSLBP**

#### NORMAL MODE OPERATION

In normal mode the sequence of operations for a cyclic access with write before read is as follows:

Note steps 1 through 5 are setup operations and are only done once per session

- 1. Issue STOP ALL command (0x800), wait for COMMAND register clear to verify stop command completion.
- 2. Issue normal START command (0x9NN) with bitmask (NN) of channels to start.
- 3. Wait for COMMAND register clear to verify start command completion. (may be many mS)
- 4. Read data register to verify that all selected channels started (a 1 in any channel position bit means a fault in the channel that the bit represents)
- 5. Read device unit number (This can only be read before DOIT has been asserted)
- 6. Check command register, if not clear, cycle time is too short.

(Note the command register should never be written to when not clear except to issue a stop command or when written with the command ignore bit set)

- 7. Check data register, any 1 bits indicate previous DOIT command failed for in the corresponding channels
- 8. Read per channel Interface register 0 and interface register 1 for input process data
- 9. Write per channel output process data ( for 7I76EU) to interface 0 register and interface 1 register
- 10. Write DOIT command = 0x10NN where NN is the bit mask of channels to initiate transfers.
- 11. Wait for next cycle, at next cycle time, loop back to state 6

This sequence can be modified if a read-modify-write sequence is required, this requires polling the command register for send/receive completion. This will take a maximum of 100 uSec from the DOIT command to command register clear and valid input data.

### SETUP START

When the FPGA is first configured or after a stop all command, all LBP communication channels are idle. A SETUP START command first initializes and all local communication, error and status parameters and begins to establish communications with all remote LBP devices. Unlike the NORMAL START command, SETUP START does no device specific setup but instead creates a pass-through access mode that allows the host to read or write any remote LBP device parameter. This allows utilities to setup 7I76EU volatile and non-volatile parameters, and allows the host to do process data discovery to determine the input and output process data information from the remote device.

#### **SETUP MODE OPERATION**

In setup mode the SSLBP interface is used as a passthrough device to allow reading and writing parameters to the remote LBP device.

#### **REMOTE READ EXAMPLE:**

For a remote word read, the sequence of operations is as follows:

- 1. Issue a STOPALL command (0x800), wait for COMMAND register clear to verify stop command completion.
- 2. Issue a setup START command (0xFNN) with bitmask (NN) of channels to start
- 3. Wait for COMMAND register clear to verify start command completion. (may be many mS)
- 4. Read data register to verify that all selected channels started (a 1 bit means a fault in the channel that the bit represents)
- 5. Write LBP word read command (0x45) in the MSByte ORed with the parameter address to the selected channels CS register. (0x4500PPPP)
- 6. Issue a DOIT Command
- 7. Wait for the command register to be clear
- 8. Check that the data register is clear, any set bits indicate an error
- 9. Read the returned data in the LS word of the selected channels Interface0 register
- 10. Repeat from step 5 for any additional remote data reads

Remote read byte, word, long and double are basically equivalent, the only difference being the LBP command (0x44,0x45,0x46,0x47 respectively) and the size of the data read from the interface register(s)

## **SSLBP**

#### **REMOTE WRITE EXAMPLE:**

For a remote word write, the sequence of operations is as follows:

- 1. Issue a STOPALL (0x800) command, wait for COMMAND register clear to verify stop command completion.
- 2. Issue a setup START command (0xFNN) with bitmask (NN) of channels to start
- 3. Wait for COMMAND register clear to verify start command completion. (may be many mS)
- 4. Read data register to verify that all selected channels started (a 1 bit means a fault in the channel that the bit represents)
- 5. Write the new parameter data to the selected channels Interface0 register (right justified)
- 6. Write LBP word write command (0x65) in the MSByte ORed with the parameter address to the selected channels CS register. (0x6500PPPP)
- 7. Issue a DOIT Command
- 8. Wait for the command register to be clear
- 9. Check that the data register is clear, any set bits indicate an error

Repeat from step 5 for any additional remote parameter writes

Remote write byte, word, long and double are basically equivalent, the only difference being the LBP command (0x64,0x65,0x66,0x67 respectively) and the size of the data written to the interface register(s)

## **SSLBP**

### **DISCOVERY SEQUENCE:**

for process data discovery (of one channel) the sequence of operations is as follows:

Note that the first section acquires the PTOC and the second section reads the records pointed to by the PTOC. For brevity, the remote read sequence (steps 5 through 9 of the remote read procedure) will be listed here as "remote read"

### FIRST PART, ACQUIRE PTOC:

- 1. Issue a STOPALL (0x800) command, wait for COMMAND register clear to verify stop command completion.
- 2. Issue a setup START command (0xFNN) with bitmask (NN) of channels to start
- 3. Wait for COMMAND register clear to verify start command completion. (may be many mS)
- 4. Read data register to verify that the selected channels started (a 1 bit means a fault in the channel that the bit represents)
- 5. Read PTOCP from interface register 2, of selected channel, if zero, remote device does not support discovery
- Remote read word at PTOCP
- 7. If word data is 0, PTOC collection is complete goto step 11
- 8. Save value in local PTOC table, and increment local PTOC table index
- 9. Increment PTOCP value by 2 (as it is a word pointer)
- 10. Repeat from step 6

## **SSLBP**

#### **DISCOVERY SEQUENCE**

## SECOND PART, READ PROCESS DESCRIPTOR AND MODE DESCRIPTOR RECORDS:

- 11. For each PTOC entry acquired in the previous step:
- 12. Remote read byte at PTOC+0
- 12. If byte is 0xA0, proceed to step 16, reading process data descriptor
- 14 If byte is 0xB0, proceed to step 25 reading mode descriptor
- 15. If byte is neither, there is a error
- 16. Remote read byte at PTOC+1 This is DATA\_SIZE
- 17. Remote read byte at PTOC+2 This is DATA\_TYPE
- 18. Remote read byte at PTOC+3 This is DATA\_DIRECTION
- 19. Remote read long at PTOC+4 This is PARAM\_MIN.
- 20. Remote read long at PTOC+8 This is PARAM\_MAX
- 21. Remote read word at PTOC+10 This is PARAM\_ADD (not used normally)
- 22. Read UNIT STRING starting at PTOC+12

Initialize CharPointer to PTOC+12

repeat (remote read byte at CharPointer, increment CharPointer, if byte is 0: done)

23 Read NAME\_STRING starting at CharPointer

repeat (remote read byte at CharPointer, increment CharPointer, if byte is 0: done)

24. Repeat with next PTOC = step 11

## **SSLBP**

## **DISCOVERY SEQUENCE**

SECOND PART, READ PROCESS DESCRIPTOR AND MODE DESCRIPTOR RECORDS:

- 25. Remote read byte at PTOC+1 This is MODE\_INDEX
- 26. Remote read byte at PTOC+2 This is MODE TYPE
- 27. Read MODE\_NAME\_STRING starting at PTOC+4

Initialize CharPointer to PTOC+4

repeat (remote read byte at CharPointer, increment CharPointer, if byte is 0: done)

- 28. Repeat with next PTOC = step 1
- 29. Select next channel # and repeat from step 5

### **LBP**

LBP is a simple binary master slave protocol where the host sends read, write, or RPC commands to the 7I76EU, and the 7I76EU responds. All controller communication to the 7I76EU is done via LBP. LBP commands always start with a command header byte. This header specifies whether the command is a read or write or RPC, the number of address bytes(0, or 2), and the number of data bytes(1 through 8). The 0 address size option indicates that the current address pointer should be used. This address pointer will be post incremented by the data size if the auto increment bit is set. RPC commands allow any of up to 64 stored commands to be executed in response to the single byte command.

Note that the low level serial interface details presented here are not normally needed for 7I76EU card access, as all the low level details are handed by the SSLBP code in the SSerial interface built into the FPGA, but is presented here for completeness.

### LBP DATA READ/WRITE COMMAND

0	1	WR	RID	Al	AS	DS1	DS0
---	---	----	-----	----	----	-----	-----

- Bit 7.. 6 CommandType: Must be 01b to specify data read/write command
- Bit 5 Write: 1 to specify write, 0 to specify read
- Bit 4 RPCIncludesData: 0 specifies that data is from stream, 1, that data is from RPC (RPC only, ignored for non RPC commands)
- Bit 3 **Autoinc:** 0 leaves address unchanged, 1 specifies that address is post incremented by data size in bytes.
- BIT 2 AddressSize: 0 to specify current address, 1 to specify 2 byte address.
- Bit 1..0 **DataSize:** Specifies data size, 00b = 1 bytes, 01b = 2 bytes, 10 b= 4 bytes, 01b = 8 bytes.

When multiple bytes are specified in a read or write command, the bytes are always written to or read from successive addresses. That is, a 4 byte read at location 0x21 will read locations 0x21, 0x22, 0x23, 0x24. The address pointer is not modified after the command unless the AutoInc bit is set.

## **LBP**

## **EXAMPLE LBP COMMANDS**

Write 4 bytes (0xAA, 0xBB,0xCC,0xDD) to addresses 0x010,0x011,0x012,0x013 with AutoInc so that the address pointer will be left at 0x014 when the command is completed:

COMMAND BITS	CT1	СТО	WR	RID	Al	AS	DS1	DS0
LBPWrite: 2 add 4 data	0	1	1	0	1	1	1	0
Write Address LSB	0	0	0	1	0	0	0	0
Write Address MSB	0	0	0	0	0	0	0	0
Write data 0	1	0	1	0	1	0	1	0
Write Data 1	1	0	1	1	1	0	1	1
Write Data 2	1	1	0	0	1	1	0	0
Write Data 3	1	1	0	1	1	1	0	1

Write 2 more bytes (0xEE,0xFF) at 0x014 and 0x015:

COMMAND BITS	CT1	СТО	WR	RID	Al	AS	DS1	DS0
LBPWrite: 0 add 2 data	0	1	1	0	0	0	0	1
Write data 0	1	1	1	0	1	1	1	0
Write data 1	1	1	1	1	1	1	1	1

Read 8 bytes at 0x010,0x011,0x012,0x013,0x014,0x015,0x016,0x017:

COMMAND BITS	CT1	СТО	WR	RID	Al	AS	DS1	DS0
LBPRead: 2 add 8 data	0	1	0	0	0	1	1	1
Read Address LSB	0	0	0	1	0	0	0	0
Read Address MSB	0	0	0	0	0	0	0	0

## **LBP**

### **LOCAL LBP COMMANDS**

In addition to the basic data access commands, there are a set of commands that access LBP status and control the operation of LBP itself. These are organized as READ and WRITE commands

## **LOCAL LBP READ COMMANDS**

(HEX), all of these commands return a single byte of data.

0xC0 Get unit address

0xC1 Get LBP status

LBP Status bit definitions:

BIT 7 Reserved

BIT 6 Command Timeout Error

BIT 5 Invalid write Error (attempted write to protected area)

BIT 4 Buffer overflow error

BIT 3 Watchdog timeout error

BIT 2 Reserved

BIT 1 Reserved

BIT 0 CRC error

**0xC2** Get CRC enable status (note CRCs are always enabled on the 7I76EU)

0xC3 Get CRC error count

0xC4 .. 0xC9 Reserved

0xCA Get Enable\_RPCMEM access flag

**0xCB** Get Command timeout (character times/10 for serial)

0xCC .. 0xCF Reserved

0xD0 .. 0xD3 4 character card name

## **LBP**

## **LOCAL LBP READ COMMANDS**

**0xD5** .. **0xD7** 4 character configuration name (only on some configurations)

0xD8 Get low address

0xD9 Get high address

**0xDA** Get LBP version

**0xDB** Get LBP Unit ID (Serial only, not used with USB)

0xDC Get RPC Pitch

**0xDD** Get RPC SizeL (Low byte of RPCSize)

**0xDE** Get RPC SizeH (High byte of RPCSize)

**0xDF** Get LBP cookie (returns 0x5A)

## **LBP**

### LOCAL LBP WRITE COMMANDS

(HEX), all of these commands except 0xFF expect a single byte of data.

0xE0 Reserved

**0xE1** Set LBP status (0 to clear errors)

**0xE2** Set CRC check enable (Flag non-zero to enable CRC checking)

0xE3 Set CRC error count

0xE4 .. 0xE9 Reserved

**0xEA** Set Enable\_RPCMEM access flag (non zero to enable access to RPC memory)

**0xEB** Set Command timeout (in mS for USB and character times for serial)

0xEC .. 0xEF Reserved

0xF0 .. 0xF6 Reserved

0xF7 Write LEDs

0xF8 Set low address

**0xF9** Set high address

**0xFA** Add byte to current address

0xFB .. 0xFC Reserved

**0xFD** Set unit ID (serial only)

**0xFE** Reset LBP processor if followed by 0x5A

**0xFF** Reset LBP parser (no data follows this command)

### **LBP**

#### **RPC COMMANDS**

RPC commands allow previously stored sequences of read/write commands to be executed with a single byte command. Up to 64 RPC's may be stored. RPC write commands may include data if desired, or the data may come from the serial data stream. RPCs allow significant command compression which improves communication bandwidth. When used with SSLBP, the 7I76EUs process data transfer uses an RPC for efficiency

### LBP RPC COMMAND

1	0	RPC5	RPC4	RPC3	RPC2	RPC1	RPC0	
---	---	------	------	------	------	------	------	--

Bit 7..6 **CommandType:** must be 10b to specify RPC

Bit 5..0 **RPCNumber:** Specifies RPC 0 through 63

In the 7I76EU LBP implementation, RPCPitch is 0x8 bytes so each RPC command has native size of 0x08 bytes and start 0x8 byte boundaries in the RPC table area. RPCs can cross RPCPitch boundaries if larger than RPCPitch RPCs are needed. The stored RPC commands consist of LBP headers and addresses, and possibly data if the command header has the RID bit set. RPC command lists are terminated by a 0 byte.

The RPC table is accessed at addresses 0 through RPCSize-1 This means with a RPCPitch of 0x8 bytes, RPC0 starts at 0x0000, RPC1 starts at 0x008, RPC2 starts at 0x0010 and so on.

Before RPC commands can be written to the RPC table, the RPCMEM access flag must be set. The RPCMEM access flag must be clear for normal operation.

## **LBP**

### **EXAMPLE RPC COMMAND LIST**

This is an example stored RPC command list. Note RPC command lists must start at a RPCPitch boundary in the RPC table but an individual RPC list can extend until the end of the table. This particular RPC example contains 2 LBP commands and uses 7 bytes starting at 0x0028 (RPC5 for 0x08 pitch RPC table)

Command 1. Writes two data bytes to address 0x10, 0x11 with 2 data bytes supplied by host

Command2. Reads two data bytes from address 0x12,0x13

COMMAND BITS	CT1	СТО	WR	RID	I	AS	DS1	DS0
LBPWrite: 2 add 2 data	0	1	1	0	0	1	0	1
Write Address LSB	0	0	0	1	0	0	0	0
Write Address MSB	0	0	0	0	0	0	0	0
LBPRead: 2 add 2 data	0	1	0	0	0	1	0	1
Read Address LSB	0	0	0	1	0	0	1	0
Read Address MSB	0	0	0	0	0	0	0	0
Terminator	0	0	0	0	0	0	0	0

The data stream for this RPC would consist of these 3 bytes:

COMMAND BITS	CT1	СТО	R5	R4	R3	R2	R1	R0
RPC 5	1	0	0	0	0	1	0	1
Data 0 for Command 1	0	1	0	1	0	1	0	1
Data 1 for Command 1	1	1	0	0	1	1	0	0

## SPECIAL RPCS

All remotes that work with SSLBP must implement three special RPCs, the ProcessDataRPC, The UnitNumberRPC, and the DiscoveryRPC.

**DiscoveryRPC = 0xBB** – Returns one byte that specifies process input data size in bytes, and one byte that specifies the process output data size in bytes. Following the size bytes are two 16 bit pointers, the first is the PTOC and the second is the GTOC. Note that the remote software mode must be set before issuing the discovery RPC.

**UnitNumberRPC = 0xBC** - Returns 32 bit unit number

**ProcessDataRPC = 0xBD** -- Normal process data transfer RPC followed by output data bytes. Returns one byte of remote fault information followed by input data. Number of input and output bytes are as specified in the DiscoveryRPC.

### **CRC**

LBP on the 7I76EU uses CRC checking of all commands and data to insure validity. The CRC used is a 8 bit CRC using the same polynomial as the Dallas/Maxim one wire devices (X^8+X^5++X^4+X^0). The CRC must be appended to all LBP commands and all returned data will have a CRC byte appended. Commands with no returned data (writes or RPCs with no reads) will still cause a CRC byte to be returned, this CRC byte will always be 00H.

### **FRAMING**

Since LBP is a binary protocol with no special sync characters, the packet framing must be determined by other methods.

Framing is done by a combination of timing and pre-parsing the serial data. Timing based framing is used to reset the parser at gaps in the serial data stream. This provides fast re-synchronization to allow robust operation in noisy environments. The actual timeout used needs to be optimized for the operating mode. In setup mode where a non real-time OS may be communicating with the remote device, the frame timing is set to its maximum value (25.5 character times). This is equivalent to 2.1 mS at 115200 baud. This means that host communications cannot have more than 2.1 mS delays between characters in a command sequence when in setup mode.

In operate mode, command timeout is set by SSLBP to be 4 character times (16 uSec at 2.5M baud). The SSLBP firmware always sends commands in bursts without intercharacter gaps so will always meet this timing. The timing is set short so that the parser on the remote device will always be reset and ready for the next command at the highest repetition rates even if data has been corrupted by noise so that incomplete commands have been received.

### LBP16

#### **GENERAL**

LBP16 is the simple register access protocol used by the 7I76EU for all Ethernet communications.

#### LBP16 COMMANDS

LBP16 is a simple remote register access protocol to allow efficient register access over the Ethernet link. All LBP16 commands are 16 bits in length and have the following structure:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
W	Α	С	М	М	М	S	S	I	N	Ν	N	N	Ν	Ν	Ν	

- W Is the write bit (1 means write, 0 means read)
- A Is the includes Address bit. If this is '1' the command is followed by a 16 bit address and the address pointer is loaded with this address. if this is 0 the current address pointer for the memory space is used. Each memory space has its own address pointer.
- C Indicates if memory space itself (C='0') or associated info area for the memory will be accessed (C= '1')
- M Is the 3 bit memory space specifier 000b through 111b
- S Is the transfer element size specifier (00b = 8 bits, 01b = 16 bits 10b = 32 bits and 11b = 64 bits)
- I Is the Increment address bit. if this is '1' the address pointer is incremented by the element transfer size (in bytes) after every transfer ('0' is useful for FIFO transfers)
- N Is the transfer count in units of the selected size. 1 through 127. A transfer count of 0 is an error.

LBP16 read commands are followed by the 16 bit address (if the A bit is set). LBP16 Write commands are followed by the address (if bit A is set) and the data to be written. LBP16 Addresses are always byte addresses. LBP data and addresses are little endian so must be sent LSB first.

## LBP16

#### **INFO AREA**

There are eight possible memory spaces in LBP16. Each memory space has an associated read only info area. The first entry has a cookie to verify correct access. The next two entries in the info area are the MemSizes word and the MemRanges word. Only 16 bit read access is allowed to the info area.

0000	COOKIE = 0X5A0N WHERE N = ADDRESS SPACE 07
0002	MEMSIZES
0004	MEMRANGES
0006	ADDRESS POINTER
0008	SPACENAME 0,1
000A	SPACENAME 2,3
000C	SPACENAME 4,5
000E	SPACENAME 6,7

### **INFO AREA MEMSIZES FORMAT**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
W	Т	Т	Т	Т	Т	Т	Т	Χ	X	Χ	Χ	Α	Α	Α	Α

- W Memory space is Writeable
- T Is type: 01 = Register, 02 = Memory, 0E = EEPROM, 0F = Flash
- A Is access types (bit 0 = 8 bit, bit 1 = 16 bit etc)so for example 0x06 means 16 bit and 32 bit operations allowed

## LBP16

## **INFO AREA MEMRANGES FORMAT**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Е	Е	Е	Е	Е	Р	Р	Р	Р	Р	S	S	S	S	S	S

- E Is erase block size
- P Is Page size
- S Ps address range

Ranges are 2^E, 2^P, 2^S. All sizes and ranges are in bytes. E and P are 0 for non-flash memory

## LBP16

## INFO\_AREA ACCESS

As discussed above, all memory spaces have an associated information area that describes the memory space. Information area data is all 16 bits and read-only. The hex command examples below are written in LSB first order for convenience. In the hex command examples, the NN is the count/increment field of the LBP16 command and the LLHH is the low and high bytes of the address.

Ispace 0 read with address	NN61LLHH	HostMot2 space
Ispace 0 read	NN21	
Ispace 1 read with address	NN65LLHH	Ethernet chip space
Ispace 1 read	NN25	
Ispace 2 read with address	NN69LLHH	Ethernet EEPROM space
Ispace 2 read	NN29	
Ispace 3 read with address	NN6DLLHH	FPGA flash space
Ispace 3 read	NN2D	
Ispace 6 read with address	NN79LLHH	LBP16 R/W space
Ispace 6 read	NN39	
Ispace 7 read with address	NN7DLLHH	LBP16 R/O space
Ispace 7 read	NN3D	

## LBP16

#### 7176EU SUPPORTED MEMORY SPACES

The 7I76EU firmware supports 6 address spaces. These will be described individually with example hexadecimal commands. The hex command examples below are written in LSB first order for convenience. In the hex command examples, the NN is the count/increment field of the LBP16 command and the LLHH is the low and high bytes of the address.

### **SPACE 0: HOSTMOT2 REGISTERS**

This address space is the most important as it gives access to the FPGA I/O. This is a 64K byte address range space with 32 bit R/W access.

Space 0 read with address NN42LLHH

Space 0 write with address NNC2LLHH

Space 0 read NN02

Space 0 write NN82

### LBP16

### **SPACE 0: HOSTMOT2 REGISTERS**

Example: read first 5 entries in hostmot2 IDROM:

85420004

 $85 = NN = 5 \mid Inc \text{ bit } (0x80) \text{ so address is incremented after each}$ 

access

; Read from space 0 with address included after command

; LSB of address (IDROM starts at 0x0400)

; MSB of address (IDROM starts at 0x0400)

Example: write 4 GPIO ports starting at 0x1000:

84C20010AAAAAAABBBBBBBBBCCCCCCCDDDDDDDD

; 84 == NN = 4 | Inc bit so address is incremented after each access

C2 ; Write to space 0 with address included after command

; LSB of address (GPIO starts at 0x1000)

10 ; MSB of address (GPIO starts at 0x1000)

AAAAAAA ; 32 bit data for GPIO port 0 at 0x1000

BBBBBBBB ; 32 bit data for GPIO port 0 at 0x1004

CCCCCCC ; 32 bit data for GPIO port 0 at 0x1008

DDDDDDDD ; 32 bit data for GPIO port 0 at 0x100C

Note like all LBP16 data, write data is LS byte first

#### LBP16

#### **SPACE 1: ETHERNET CHIP ACCESS**

Space 1 allows access to the KSZ8851-16 registers for debug purposes. All accesses are 16 bit.

Space 1 read with address NN45LLHH

Space 1 write with address NNC5LLHH

Space 1 read NN05

Space 1 write NN85

Example: read Ethernet chip CIDER register: 0145C000

;=NN=read 1 16 bit value

45 ; read space 1 with address included

C0 ; LSB of CIDER address

00 : MSB of CIDER address

#### **SPACE 2: ETHERNET EEPROM CHIP ACCESS**

This space is used to store the Ethernet MAC address, card name, and EEPROM settable IP address. The Ethernet EEPROM space is accessed as 16 bit data. The first 0x20 bytes are read only and the remaining 0x60 bytes are read/write.

Space 2 read with address NN49LLHH

Space 2 write with address NNC9LLHH

Space 2 read NN09

Space 2 write NN89

#### LBP16

### SPACE2: ETHERNET EEPROM CHIP ACCESS

Writes and erases require that the EEPROMWEna be set to 5A02. Note that EEPROMWEna is cleared at the end of every LPB packet so the write EEPROMWEna command needs to prepended to all EEPROM write and erase packets. For EEPROM write operations a LBP16 read operation should follow the write(s) for host synchronization.

Example: write EEPROM IP address with 192:168.0.32 (C0:A8:0:20 in hex)

01D91A00025A Enable EEPROM area writes

82C920002000A8C0 Write 2 words to 0020 : C0A80020 (with inc). Note this

must be in the same packet and the EEPROMWEna

write

#### **ETHERNET EEPROM LAYOUT**

ADDRESS DATA

0000 Reserved RO

0002 MAC address LS Word RO

0004 MAC address Mid Word RO

0006 MAC address MS Word RO

0008 Reserved RO

000A Reserved RO

000C Reserved RO

000E Unused RO

## LBP16

## **ETHERNET EEPROM LAYOUT**

ADDRESS	DATA
0010	CardNameChar-0,1 RO
0012	CardNameChar-2,3 RO
0014	CardNameChar-4,5 RO
0016	CardNameChar-6,7 RO
0018	CardNameChar-8,9 RO
001A	CardNameChar-10,11 RO
001C	CardNameChar-12,13 RO
001E	CardNameChar-14,15 RO
0020	EEPROM IP address LS word RW
0022	EEPROM IP address MS word RW
0024	EEPROM Netmask LS word RW (V16 and > firmware)
0026	EEPROM Netmask MS word RW (V16 and > firmware)
0028	DEBUG LED Mode (LS bit determines HostMot2 (0) or debug(1)) RW
002A	Reserved RW
002C	Reserved RW
002E	Reserved RW
0030007E	Unused RW

#### LBP16

### **SPACE 3: FPGA FLASH EEPROM CHIP ACCESS**

Space 3 allows access to the FPGAs configuration flash memory. All flash memory access is 32 bit. Flash memory access is different from other memory spaces in that it is done indirectly via a 32 bit address pointer and 32 bit data port.

Space 3 read with address NN4ELLHH

Space 3 write with address NNCELLHHDDDDDDDD

Space 3 read NN0E

Space 3 write NN8E

#### **FLASH MEMORY REGISTERS**

Flash memory spaces have only 4 accessible registers:

ADDRESS DATA

0000 FL\_ADDR 32 bit flash address register

0004 FL\_DATA 32 bit flash data register

0008 FL\_ID 32 bit read only flash ID register

000C SEC ERASE 32 bit write only sector erase register

Unlike other memory spaces, flash memory space is accessed indirectly by writing the address register (FL\_ADDR) and then reading or writing the data (FL\_DATA). The flash byte address is automatically incremented by 4 each data access.

Note that reads can read all of flash memory with consecutive read operations but write operations can only write a flash page worth of data before the page write must be started. Also unless you are doing partial page writes, page write should always start on a page boundary.

The page write is started by writing the flash address, reading the flash address, reading flash data, reading flash ID or issuing a erase sector command. For host synchronization, a read operation should follow every sector erase or page write.

#### LBP16

#### **SPACE 3: FPGA FLASH EEPROM CHIP ACCESS**

Example: read 1024 bytes (0100h doublewords) of flash space at address 00123456:

01CE000056341200 Write FL\_ADDR (0000) with pointer (0x00123456)

404E0400 Issue read command (FL DATA = 0004) With count of 0x40

double words (256 bytes). Note do not use LBP16 increment

bit! Flash address always autoincremented

400E Next 0x40 doublewords = 256 bytes

400E Next 0x40 doublewords = 256 bytes

400E Next 0x40 doublewords = 256 bytes

Note that this is close to the maximum reads allowed in a single LBP packet (~1450 bytes)

Writes and erases require that the EEPROMWEna be set to 5A03. Note that EEPROMWEna is cleared at the end of every LPB packet so the write EEPROMWEna command needs to prepended to all flash write and erase packets. The following is written on separate lines for clarity but must all be in one packet for correct operation.

Example: Write a 256 byte page of flash memory starting at 0xC000:

01D91A00035A Write EEPROMWEna with 0x5A03

01CE00000C00000 Write flash address

40CE0400 Issue write flash data command with count

12345678 Doubleword 0

ABCD8888 Doubleword 1

. . .

FFFFFFF Doubleword 63 (= 256 bytes)

014E0000 Read new address to commit write and so some data is

returned for host synchronization (so host waits for write to

complete)

## LBP16

### **SPACE 3: FPGA FLASH EEPROM CHIP ACCESS**

Example: Erase flash sector 0x00010000:

01D91A00035A Write EEPROMWEna with 0x5A03

01CE00000000100 Write flash address with 0x 00010000

01CE0C000000000 Write sector erase command (with dummy 32 bit data = 0)

014E0000 Read flash address for host synchronization (this will echo the

address \_after\_ the sector is erased)

### LBP16

#### **SPACE 4 LBP TIMER/UTILITY AREA**

Address space 4 is for read/write access to LBP specific timing registers. All memory space 4 access is 16 bit.

Space 4 read with address NN51LLHH

Space 4 write with address NND1LLHHDDDD

Space 4 read NN11

Space 4 write NN91DDDD

#### **MEMORY SPACE 4 LAYOUT:**

ADDRESS DATA

0000 uSTimeStampReg

0002 WaituSReg

0004 HM2Timeout

0006 WaitForHM2RefTime

0008 WaitForHM2Timer1

000A WaitForHM2Timer2

000C WaitForHM2Timer3

000E WaitForHM2Timer4

0010..001E Scratch registers for any use

The uSTimeStamp register reads the free running hardware microsecond timer. It is useful for timing internal 7I76EU operations. Writes to the uSTimeStamp register are a no-op. The WaituS register delays processing for the specified number of microseconds when written, (0 to 65535 uS) reads return the last wait time written. The HM2TimeOut register sets the timeout value for all WaitForHM2 times (0 to 65536 uS).

All the WaitForHM2Timer registers wait for the rising edge of the specified timer or reference output when read or written, write data is don't care, and reads return the wait time in uS. The HM2TimeOut register places an upper bound on how long the WaitForHM2 operations will wait. HM2Timeouts set the HM2TImeout error bit in the error register.

### LBP16

#### SPACE 6 LBP STATUS/CONTROL AREA

Address space 6 is for read/write access to LBP specific control, status, and error registers. All memory space 6 access is 16 bit. The RXUDPCount and TXUDPCount can be used as sequence numbers to verify packet reception and transmission.

Space 6 read with address NN59LLHH

Space 6 write with address NND9LLHHDDDD

Space 6 read NN19

Space 6 write NN99DDDD

### **MEMORY SPACE 6 LAYOUT:**

ADDRESS DATA

0000 ErrorReg

0002 LBPParseErrors

0004 LBPMemErrors

0006 LBPWriteErrors

0008 RXPktCount

000A RXUDPCount

000C RXBadCount

000E TXPktCount

00010 TXUDPCount

00012 TXBadCount

# LBP16

<b>MEMORY</b>	SPACE	6 L	AYO	UI:

ADDRESS	DATA	
0014	LEDMode	If LSb is 0, LEDs are "owned" by HostMot2, otherwise LEDs are local debug LEDs
0016	DebugLEDPtr	What variable in space 6 local debug LEDs show (default is RXPktCount).
0018	Scratch	Can be used for sequence numbers
001A	EEPROMWEna	Must be set to 5A0N to enable EEPROM or flash writes or erases (N is memory space of EEPROM or flash) Note that this is cleared at the end of every packet.
001C	LBPReset	Setting this to a non-zero value will do a full reset of the LBP16 firmware. The 7I76EU will read ita IP address jumpers and re-assign its IP address. The 7I76EU will be unresponsive for as much as ½ of a second after this command.
001E	FPGAICAP	FPGA ICAP-16 register to allow remote FPGA reload and other low level FPGA access.

	REGISTER	
FRRUR	REGINIER	F()RIVIAI

BIT	ERROR
0	LBPParseError
1	LBPMemError
2	LBPWriteError
3	RXPacketErr
4	TXPacketErr
5	HM2TimeOutError
615	Reserved

## LBP16

### **SPACE 7: LBP READ ONLY AREA**

Memory space 7 is used for read only card information. Memory space 7 is accessed as 16 bit data.

Space 7 read with address NN5DLLHH

Space 7 read NN1D

## **MEMORY SPACE 7 LAYOUT:**

ADDRESS DATA

0000	CardNameChar-0,1	
0002	CardNameChar-2,3	
0004	CardNameChar-4,5	
0006	CardNameChar-6,7	
8000	CardNameChar-8,9	
000A	CardNameChar-10,11	
000C	CardNameChar-12.13	
000E	CardNameChar-14,15	
0010	LBPVersion	
0012	FirmwareVersion	
0014	Option Jumpers	
0016	Reserved	
0018	RecvStartTS	1 uSec timestamps
001A	RecvDoneTS	For performance monitoring
001C	SendStartTS	Send timestamps are
001E	SendDoneTS	from <i>previous</i> packet

#### LBP16

#### **ELBPCOM**

ELBPCOM is a very simple demo program in Python (2.x) to allow simple checking of LBP16 host communication to the 7I76EU. ELBPCOM accepts hexadecimal LBP16 commands and data and returns hexadecimal results. Note that the timeout value will need to be increased to about 2 seconds to try flash sector erase commands.

```
import socket
s = socket.socket(socket.AF_INET,socket.SOCK_DGRAM,0)
sip = "192.168.1.121"
sport = 27181
s.settimeout(.2)
while(2 > 0):
sdata = raw_input ('>')
sdata = sdata.decode('hex')
s.sendto(sdata,(sip,sport))
try:
 data,addr = s.recvfrom(1280)
  print ('>'),data.encode('hex')
 except socket.timeout:
 print ('No answer')
Sample run:
>01420001
                               ; read hostmot2 cookie at 0x100
                               ; 7I76EU returns 0x55AACAFE
> fecaaa55
                               ; read EEPROM IP address at 0x0020
>82492000
> 450a5863
                               ; 63:58:0A:45 = 99.88.10.69
                               ;(for example)
>01D91A00025A82C920000100a8C0; write EEPROM IP address
                               ; (at 0x0020) with
                               ; C0:A8:0:1 = 192.168.0.1
```

# **SPECIFICATIONS**

		MIN	MAX	NOTES				
GEN	GENERAL							
	HOST SUPPLY VOLTAGE 5V	4.5 VDC	5.5 VDC					
	5V CURRENT		500 mA	No ext load				
	UNREGULATED LOGIC POWER	8V	28V	TB3 .				
STE	P/DIR OUTPUTS							
	STEP/DIR OUTPUT HIGH V	4V		10 mA source				
	STEP/DIR OUTPUT LOW V		1V	10mA sink				
FIEL	.D I/O							
	VIN (FIELD I/O LOGIC POWER)	5VDC	28 VDC					
	VIN POWER CONSUMPTION		1 W	Typ. 600 mW				
	FIELD POWER	5VDC	28VDC					
	FIELD OUTPUT CURRENT		500 mA	Per output				
	PER DRIVER CHIP CURRENT		2.0A	Per chip				

# **SPECIFICATIONS**

			MIN	MAX	NOTES		
HIGH	HIGH SPEED ENCODER INPUT						
	INPUT COMMON	MODE RANGE	-7	+12	Volts		
	INPUT TTL MODE	THRESHOLD	1.4	1.8	Volts		
	DIFFERENTIAL M	ODE IMPEDANCE	131	135	Ohms		
	COUNT RATE			10 MHz			
RS-422 INTERFACE							
	MAXIMUM DATA I	RATE		10	MBIT/S		
	INPUT COMMON	MODE RANGE	-7	+12	Volts		
	INPUT TERMINAT	TION RESISTOR	131	135	Ohm		
	OUTPUT LOW	(24 mA sink)		.8	Volts		
	OUTPUT HIGH	(24 mA source)	VCC8		Volts		

# **SPECIFICATIONS**

SPIN	<b>DLE INTERFACE</b> REFERENCE VOLTAGE	5	20	Volts	
	(SPINDLE+ -> SPINDLE-)				
	REFERENCE SUPPLY CURRENT		5	mA	
				No ext. load	
	ISOLATION VOLTAGE		500	Volts DC	
	NON-LINEARITY		0.5	%	
	DIR/ENA OUTPUT CURRENT		50	mA	
	DIR/ENA OUTPUT VOLTAGE		100	Volts DC	
	DIR/ENA ISOLATION VOLTAGE		500	Volts DC	
EXP	ANSION I/O				
	OUTPUT VOLTAGE LOW		.4V	16 mA sink	
	OUTPUT VOLTAGE HIGH	2.9V		16 mA source	
ENVIRONMENTAL					
	TEMPERATURE -C VERSION	0°C	70°C		
	TEMPERATURE -I VERSION	-40°C	85°C		

## **DRAWINGS**

